CHARACTERISTICS OF SUB-1/4-MU-M GATE SURFACE CHANNEL PMOSFETS USING A MULTILAYER GATE STRUCTURE OF BORON-DOPED POLY-SI ON THIN NITROGEN-DOPED POLY-SI

被引:7
|
作者
OKAZAKI, Y
NAKAYAMA, S
MIYAKE, M
KOBAYASHI, T
机构
[1] NTT LSI Laboratories, Kanagawa, 243-01, 3-1 Morinosato Wakamiya, Atsugi-shi
关键词
D O I
10.1109/16.337451
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reports the effects of a new p(+) gate structure (MEN gate) on the properties of surface channel PMOSFET's with an extremely thin gate oxide, The MBN gate is a multilayer gate structure of boron-doped poly Si on thin nitrogen-doped poly-Si, The thin nitrogen-doped Si layer effectively suppresses boron diffusion, so that the gate poly Si can be doped with boron in high concentration without the fear of boron penetration, Gate depletion effects are well suppressed, Effective hole mobility is improved due to the reduction of the initial interface state density, The hot-hole induced interface state generation is shown to be the dominant cause of degradation in the 1/4-mu m level PMOSFET's, and less Gm degradation is found in the MEN-gate PMOSFET's than in conventional p(+)-gate PMOSFET's. Finally, with respect to the reliability of the gate oxide, a conventional p(+) gate with boron penetration exhibits an increase in short-time defect related breakdown during constant-current FN stressing, Short-time defect-related breakdown is not observed in the MBN gate but a slight decrease in charge to breakdown.
引用
收藏
页码:2369 / 2375
页数:7
相关论文
共 23 条
  • [1] The effect of gate overlap lightly doped drains on low temperature poly-Si thin film transistors
    Cho, Jaehyun
    Jung, Sungwook
    Jang, Kyungsoo
    Park, Hyungsik
    Heo, Jongkyu
    Lee, Wonbaek
    Gong, DaeYoung
    Park, Seungman
    Choi, Hyungwook
    Jung, Hanwook
    Choi, Byoungdeog
    Yi, Junsin
    MICROELECTRONICS RELIABILITY, 2012, 52 (01) : 137 - 140
  • [2] SHALLOW BORON-DOPED LAYER FORMATION BY BORON-DIFFUSION FROM POLY-SI THROUGH THIN SIO2
    MIYAKE, M
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1994, 141 (06) : 1702 - 1708
  • [3] Gate-overlapped lightly doped drain poly-Si thin-film transistors for large area AMLCD
    Choi, KY
    Lee, JW
    Han, MK
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (06) : 1272 - 1279
  • [4] Cryogenic performance of ultrathin oxide MOS capacitors with in situ doped p+ poly-Si1-xGex and poly-Si gate materials
    Jacob, AP
    Myrberg, T
    Nur, O
    Willander, M
    Lundgren, P
    Sveinbjörnsson, EÖ
    Ye, LL
    Thölen, A
    Caymax, M
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2002, 17 (09) : 942 - 946
  • [5] Diffusion and electrical properties of boron and arsenic doped poly-Si and poly-GexSi1-x (x similar to 0.3) as gate material for sub-0.25 mu m complementary metal oxide semiconductor applications
    Salm, C
    vanVeen, DT
    Gravesteijn, DJ
    Holleman, J
    Woerlee, PH
    JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1997, 144 (10) : 3665 - 3673
  • [6] Fabrication of 0.06 mu m poly-Si gate using DUV lithography with a designed SixOyNz film as an ARC and hardmask
    Lee, WW
    He, QZ
    Hanratty, M
    Rogers, D
    Chatterjee, A
    Kraft, R
    Chapman, RA
    1997 SYMPOSIUM ON VLSI TECHNOLOGY: DIGEST OF TECHNICAL PAPERS, 1997, : 131 - 132
  • [7] SUB-1/4-MU-M DUAL-GATE CMOS TECHNOLOGY USING IN-SITU DOPED POLYSILICON FOR NMOS AND PMOS GATES
    OKAZAKI, Y
    KOBAYASHI, T
    INOKAWA, H
    NAKAYAMA, S
    MIYAKE, M
    MORIMOTO, T
    YAMAMOTO, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1995, 42 (09) : 1583 - 1590
  • [8] Program/Erase Characteristics of Twin Poly-Si Thin Film Transistors EEPROM with Tri-Gate Nanowires structure
    Wu, Yung-Chun
    Su, Po-Wen
    Chang, Chin-Wei
    Hung, Min-Feng
    2008 IEEE SILICON NANOELECTRONICS WORKSHOP, 2008, : 139 - 140
  • [9] Gate-overlapped lightly doped drain poly-Si thin film transistors by employing low-temperature doping techniques
    Choi, KY
    Park, KC
    Han, MK
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1998, 37 (3B): : 1067 - 1070
  • [10] Characteristics of bottom gate thin film transistors with silicon rich poly-Si1-xGex and poly-Si fabricated by reactive thermal chemical vapor deposition
    Shimizu, K
    Zhang, JJ
    Lee, JW
    Hanna, J
    AMORPHOUS AND NANOCRYSTALLINE SILICON-BASED FILMS-2003, 2003, 762 : 253 - 258