Logical Specification and Analysis of Fault Tolerant Systems Through Partial Model Checking

被引:1
|
作者
Gnesi, S. [1 ]
Lenzini, G. [1 ]
Martinelli, F. [1 ]
机构
[1] CNR, Ist Sci & Tecnol Informat, Via G Moruzzi 1, I-56100 Pisa, Italy
关键词
Fault Tolerant Systems; Formal Verification; Partial Model Checking;
D O I
10.1016/j.entcs.2004.09.032
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper presents a framework for a logical characterization of fault tolerance and its formal analysis based on partial model checking techniques. The framework requires a fault tolerant system to be modeled using a formal calculus, here the CCS process algebra. To this aim we propose a uniform modeling scheme in which to specify a formal model of the system, its failing behaviour and possibly its fault-recovering procedures. Once a formal model is provided into our scheme, fault tolerance - with respect to a given property - can be formalized as an equational mu-calculus formula. This formula expresses, in a logic formalism, all the fault scenarios satisfying that fault tolerance property. Such a characterization understands the analysis of fault tolerance as a form of analysis of open systems and, thank to partial model checking strategies, it can be made independent from any particular fault assumption. Moreover this logical characterization makes possible the fault-tolerance verification problem be expressed as a general mu-calculus validation problem, for solving which many theorem proof techniques and tools are available. We present several analysis methods showing the flexibility of our approach.
引用
收藏
页码:57 / 70
页数:14
相关论文
共 50 条
  • [41] ANALYSIS OF FAULT TOLERANT COMPUTER-SYSTEMS
    SUMITA, U
    SHANTHIKUMAR, JG
    MASUDA, Y
    MICROELECTRONICS AND RELIABILITY, 1987, 27 (01): : 65 - 78
  • [42] TESTING OF FAULT-TOLERANT HARDWARE THROUGH PARTIAL CONTROL OF INPUTS
    POMERANZ, I
    REDDY, SM
    IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (10) : 1267 - 1271
  • [43] Some Logical Conditions and Probabilistic Characteristics as a Guide for Fault-Tolerant Systems Verification
    Frenkel, S.
    WORLD CONGRESS ON ENGINEERING - WCE 2013, VOL II, 2013, : 873 - 878
  • [44] Model-based development of fault tolerant systems of systems
    Andrews, Zoe
    Payne, Richard
    Romanovsky, Alexander
    Didier, Andre
    Mota, Alexandre
    2013 7TH ANNUAL IEEE INTERNATIONAL SYSTEMS CONFERENCE (SYSCON 2013), 2013, : 356 - 363
  • [45] Deviation analysis through model checking
    Heimdahl, MPE
    Choi, YJ
    Whalen, M
    ASE 2002: 17TH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, 2002, : 37 - 46
  • [46] A multilevel fault model for integrated parallel fault-tolerant systems
    Fechner, Bernhard
    CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2012, 24 (07): : 687 - 698
  • [47] Robust and fault-tolerant supervisory control of discrete event systems with partial observation and model uncertainty
    Park, SJ
    Lim, JT
    INTERNATIONAL JOURNAL OF SYSTEMS SCIENCE, 1998, 29 (09) : 953 - 957
  • [48] Making real-time systems fault tolerant: a specification-based approach
    Babamir, Seyal Morteza
    Jalili, Saeed
    JOURNAL OF SCIENTIFIC & INDUSTRIAL RESEARCH, 2010, 69 (07): : 501 - 509
  • [49] An Active Fault-Tolerant MPC for Systems with Partial Actuator Failures
    Wang, Haokun
    Jiang, Aipeng
    2017 11TH ASIAN CONTROL CONFERENCE (ASCC), 2017, : 1614 - 1619
  • [50] Performance analysis of Delay Tolerant Networks with model checking techniques
    Garetto, Michele
    Gribaudo, Marco
    QEST 2006: THIRD INTERNATIONAL CONFERENCE ON THE QUANTITATIVE EVALUATION OF SYSTEMS, 2006, : 73 - +