RECONFIGURATION OF VLSI WSI MESH ARRAY PROCESSORS WITH 2-LEVEL REDUNDANCY

被引：17
|
作者：
WANG, M
CUTLER, M
SU, SYH
机构：
[1] SUNY BINGHAMTON,DESIGN AUTOMAT & FAULT TOLERANT COMP RES GRP,BINGHAMTON,NY 13901
[2] SUNY BINGHAMTON,DEPT COMP SCI,BINGHAMTON,NY 13901
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1989年 / 38卷 / 04期
关键词：
D O I：
10.1109/12.21147
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：547 / 554
页数：8
相关论文
共 19 条
  • [1] A RECONFIGURATION ALGORITHM FOR DELAY MINIMIZATION IN VLSI/WSI ARRAY PROCESSORS
    SCIUTO, D
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1987, 20 (1-3): : 127 - 132
  • [2] A comprehensive reconfiguration scheme for fault-tolerant VLSI/WSI array processors
    Chen, YY
    Upadhyaya, SJ
    Cheng, CH
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1997, 46 (12) : 1363 - 1371
  • [3] Fault-tolerant array processors via reconfiguration of two-level redundancy arrays
    Su, SYH
    Yao, R
    [J]. INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS I-III, PROCEEDINGS, 1997, : 1633 - 1642
  • [4] Reconfiguration Algorithm for Low Temperature Sub-array on VLSI/WSI Arrays with Faults
    Jigang, Wu
    Niu, Zhipeng
    Zhu, Yuanbo
    Srikanthan, Thambipillai
    Shen, Qingni
    [J]. 2011 18TH IEEE INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2011,
  • [5] ALUMINUM 2-LEVEL INTERCONNECTION FOR VLSI
    MORIYA, T
    HAZUKI, R
    SHIMA, S
    CHIBA, M
    KASHIWAGI, M
    [J]. JOURNAL OF THE ELECTROCHEMICAL SOCIETY, 1982, 129 (03) : C104 - C104
  • [6] ASSIGNMENT OF JOBS TO PROCESSORS IN A 2-LEVEL SYSTEM
    VARAKIN, AS
    DANILCHENKO, AM
    PANISHEV, AV
    [J]. CYBERNETICS, 1988, 24 (02): : 211 - 217
  • [7] MODELING THE RELIABILITY OF A CLASS OF FAULT-TOLERANT VLSI/WSI SYSTEMS BASED ON MULTIPLE-LEVEL REDUNDANCY
    CHEN, YY
    UPADHYAYA, SJ
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1994, 43 (06) : 737 - 748
  • [8] YIELD ANALYSIS OF RECONFIGURABLE ARRAY PROCESSORS BASED ON MULTIPLE-LEVEL REDUNDANCY
    CHEN, YY
    UPADHYAYA, SJ
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1993, 42 (09) : 1136 - 1140
  • [9] FAULT-TOLERANT VLSI SYSTOLIC ARRAYS AND 2-LEVEL PIPELINING
    KUNG, HT
    LAM, MS
    [J]. PROCEEDINGS OF THE SOCIETY OF PHOTO-OPTICAL INSTRUMENTATION ENGINEERS, 1983, 431 : 143 - 158
  • [10] 2-LEVEL PIPELINED SYSTOLIC ARRAY GRAPHICS ENGINE
    JAYASINGHE, JAKS
    ELHADIDY, FM
    KARAGIANNIS, G
    HERRMANN, OE
    SMIT, J
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1991, 26 (03) : 229 - 236
12