METHOD FOR REDUCTION IN SURFACE GENERATION CURRENT IN POLYCRYSTALLINE-SILICON-GATE METAL-OXIDE-SEMICONDUCTOR DEVICES

被引:4
|
作者
SHEU, YD [1 ]
HAWKINS, GA [1 ]
机构
[1] EASTMAN KODAK CO,ELECTR RES LABS,ROCHESTER,NY 14650
关键词
D O I
10.1063/1.352768
中图分类号
O59 [应用物理学];
学科分类号
摘要
Generation current from interface states at the Si/SiO2 interface is a dominant noise source in metal-oxide-semiconductor type solid-state imagers. A simple method to reduce the interface state density of the solid-state imagers is described. The method involves annealing at 450-degrees-C in the presence of an unpatterned aluminum film over the layer of passivation oxide of a completed device. In comparing this method to the conventional process of annealing with patterned aluminum, this method results in an order of magnitude reduction in surface generation current. It is believed that Al reacts with trace water in the chemical-vapor-deposition oxide and generates active hydrogen. Hydrogen diffuses through the oxide and polycrystalline-silicon gate to the Si/SiO2 interface and passivates the interface states.
引用
下载
收藏
页码:4694 / 4696
页数:3
相关论文
共 50 条
  • [21] Explanation for the temperature dependence of the gate current in metal-oxide-semiconductor transistors
    Ghetti, A
    APPLIED PHYSICS LETTERS, 2002, 80 (11) : 1939 - 1941
  • [22] Simple method for evaluating process-induced charging damage to the gate oxide of metal-oxide-semiconductor devices
    Brozek, T
    Viswanathan, CR
    APPLIED PHYSICS LETTERS, 1996, 69 (12) : 1770 - 1772
  • [23] DEGRADATION OF METAL-OXIDE-SEMICONDUCTOR DEVICES CAUSED BY IRON IMPURITIES ON THE SILICON-WAFER SURFACE
    TAKIZAWA, R
    NAKANISHI, T
    OHSAWA, A
    JOURNAL OF APPLIED PHYSICS, 1987, 62 (12) : 4933 - 4935
  • [24] IMPEDANCE-FREQUENCY CHARACTERISTICS OF METAL-OXIDE-SEMICONDUCTOR STRUCTURES ON POLYCRYSTALLINE SILICON
    LAKSHMI, MVS
    RAMKUMAR, K
    JOURNAL OF APPLIED PHYSICS, 1988, 63 (03) : 934 - 937
  • [25] Titania/alumina bilayer gate insulators for InGaAs metal-oxide-semiconductor devices
    Ahn, Jaesoo
    Geppert, Irina
    Gunji, Marika
    Holland, Martin
    Thayne, Iain
    Eizenberg, Moshe
    McIntyre, Paul C.
    APPLIED PHYSICS LETTERS, 2011, 99 (23)
  • [26] Material selection methodology for gate dielectric material in metal-oxide-semiconductor devices
    Aditya, B. N.
    Gupta, Navneet
    MATERIALS & DESIGN, 2012, 35 : 696 - 700
  • [27] THE EFFECT OF ALUMINUM GATE THICKNESS ON CHARGE TRAPPING IN METAL-OXIDE-SEMICONDUCTOR DEVICES
    BERGER, M
    AVNI, E
    SHAPPIR, J
    JOURNAL OF APPLIED PHYSICS, 1989, 66 (10) : 4821 - 4826
  • [28] A GATE-QUALITY DIELECTRIC SYSTEM FOR SIGE METAL-OXIDE-SEMICONDUCTOR DEVICES
    IYER, SS
    SOLOMON, PM
    KESAN, VP
    BRIGHT, AA
    FREEOUF, JL
    NGUYEN, TN
    WARREN, AC
    IEEE ELECTRON DEVICE LETTERS, 1991, 12 (05) : 246 - 248
  • [29] Bilayer metal oxide gate insulators for scaled Ge-channel metal-oxide-semiconductor devices
    Swaminathan, Shankar
    Shandalov, Michael
    Oshima, Yasuhiro
    McIntyre, Paul C.
    APPLIED PHYSICS LETTERS, 2010, 96 (08)
  • [30] Progress toward a 30 nm silicon metal-oxide-semiconductor gate technology
    Tennant, D.M.
    Timp, G.L.
    Ocola, L.E.
    Green, M.
    Sorsch, T.
    Kornblit, A.
    Klemens, F.
    Kleiman, R.
    Kim, Y.
    Timp, W.
    Journal of Vacuum Science and Technology B: Microelectronics and Nanometer Structures, 17 : 3158 - 3163