ELECTRON-BEAM LITHOGRAPHY FOR ADVANCED DEVICE PROTOTYPING - PROCESS TOOL METROLOGY

被引:13
|
作者
ROSENFIELD, MG
THOMSON, MGR
COANE, PJ
KWIETNIAK, KT
KELLER, J
KLAUS, DP
VOLANT, RP
BLAIR, CR
TREMAINE, KS
NEWMAN, TH
HOHN, FJ
机构
来源
关键词
D O I
10.1116/1.586636
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Direct write electron-beam lithography is the most flexible technique for sub-0.25 mum imaging in an advanced development environment. The resolution and custom exposure capabilities of electron-beam lithography, as well as the rapid turnaround for new device designs, provide early device/technology feasibility demonstration, learning, and proof-of-concept not easily obtainable with other lithographies. We have used a 50 kV shaped-beam system for advanced complementary metal-oxide-semiconductor (CMOS), bipolar, BiCMOS, and DRAM device prototyping as well as for front-end and back-end process development, metrology standard fabrication, exploratory device fabrication, and x-ray mask fabrication. The high throughput, as compared to vector scan systems, of shaped-beam electron-beam lithography was found to be essential in satisfying the requirements of advanced development programs. The key to success has been a complete understanding and integration of the interaction of the resist process, tool, proximity correction, and metrology at 0.25 mum and below. In this article, we will describe the processes used to obtain minimum dimensions down to 0.1 mum in negative and positive resists with 3sigma linewidth variation typically better than 0.025 mum. Accurate and precise scanning electron microscopy metrology will be shown to be critical for process development and inspection of device wafers. In addition, tool set-up techniques and proximity correction for sub-0.25 mum lithography will be discussed. Working room temperature CMOS devices and circuits, with physical gate widths as small as 0.1 mum, have been fabricated using e-beam lithography for the critical gate level and optical lithography for all other levels. A mixed lithography approach was found to be the most effective use of the e-beam, lithography capabilities.
引用
收藏
页码:2615 / 2620
页数:6
相关论文
共 50 条
  • [1] ELECTRON-BEAM LITHOGRAPHY IN TELECOMMUNICATIONS DEVICE FABRICATION .1. ELECTRON-BEAM LITHOGRAPHY MACHINES
    JONES, ME
    DIX, C
    [J]. BRITISH TELECOM TECHNOLOGY JOURNAL, 1989, 7 (01): : 25 - 43
  • [2] Advanced in-situ electron-beam lithography for deterministic nanophotonic device processing
    Kaganskiy, Arsenty
    Gschrey, Manuel
    Schlehahn, Alexander
    Schmidt, Ronny
    Schulze, Jan-Hindrik
    Heindel, Tobias
    Strittmatter, Andre
    Rodt, Sven
    Reitzenstein, Stephan
    [J]. REVIEW OF SCIENTIFIC INSTRUMENTS, 2015, 86 (07):
  • [3] Resist process windows in electron-beam lithography
    Jamieson, Andrew T.
    Wilcox, Nathan
    Kwok, Wai Y.
    Kim, Yong Kwan
    [J]. PHOTOMASK TECHNOLOGY 2010, 2010, 7823
  • [4] 3-DIMENSIONAL ELECTRON-BEAM LITHOGRAPHY SIMULATOR - ELECTRON-BEAM EXPOSURE PROCESS
    OGAWA, Y
    HIDAKA, T
    HASEGAWA, S
    NAKAJIMA, K
    IIDA, Y
    [J]. NEC RESEARCH & DEVELOPMENT, 1989, (94): : 14 - 20
  • [5] Characterization of field stitching in electron-beam lithography using moire metrology
    Murphy, TE
    Mondol, MK
    Smith, HI
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2000, 18 (06): : 3287 - 3291
  • [6] ELECTRON-BEAM IMAGING AND METROLOGY OF 0.25-MU-M LITHOGRAPHY
    MONAHAN, KM
    [J]. SOLID STATE TECHNOLOGY, 1995, 38 (08) : 71 - &
  • [7] ELECTRON-BEAM LITHOGRAPHY
    HERRIOTT, DR
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY, 1982, 20 (03): : 781 - 785
  • [8] ADVANCED ELECTRON-BEAM LITHOGRAPHY - SOFTWARE SYSTEM AMDES
    SUGIYAMA, N
    SAITOH, K
    SHIMIZU, K
    TARUI, Y
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (08) : 1466 - 1474
  • [9] ELECTRON-BEAM LITHOGRAPHY
    EVERHART, TE
    [J]. BULLETIN OF THE AMERICAN PHYSICAL SOCIETY, 1977, 22 (03): : 276 - 276
  • [10] ELECTRON-BEAM LITHOGRAPHY
    PEASE, RFW
    [J]. CONTEMPORARY PHYSICS, 1981, 22 (03) : 265 - 290