A FASTBUS MODULE FOR TRIGGER APPLICATIONS BASED ON A DIGITAL SIGNAL PROCESSOR AND ON PROGRAMMABLE GATE ARRAYS

被引：1
|
作者：
BATTAIOTTO, P
COLAVITA, A
FRATNIK, F
LANCERI, L
机构：
[1] UNIV UDINE,IST FIS,I-33100 UDINE,ITALY
[2] IST NAZL FIS NUCL,ICTP,MICROPROCESSOR LAB,I-34013 TRIESTE,ITALY
来源：
NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT | 1991年 / 301卷 / 02期
关键词：
D O I：
10.1016/0168-9002(91)90467-5
中图分类号：
TH7 [仪器、仪表];
学科分类号：
0804 ; 080401 ; 081102 ;
摘要：
The new generation of DSP microprocessors based on RISC and Harvard-like architectures can conveniently take the place of specially built processors in fast trigger circuits for high-energy physics experiments. Presently available programmable gate arrays are well matched to them in speed and contribute to simplify the design of trigger circuits. Using these components, we designed and constructed a Fastbus module. We describe an application for the total-energy trigger of DELPHI, performing the readout of digitized calorimeter trigger data and some simple computations in less than 3-mu-s.
引用
下载
收藏
页码：265 / 268
页数：4
相关论文
共 50 条
  • [21] Open Source Digital Camera on Field Programmable Gate Arrays
    Ababei, Cristinel
    Duerr, Shaun
    Ebel, Joe
    Marineau, Russell
    Moghaddam, Milad Ghorbani
    Sewell, Tanzania
    2016 IEEE INTERNATIONAL CONFERENCE ON ELECTRO INFORMATION TECHNOLOGY (EIT), 2016, : 151 - 155
  • [22] CREATING DIGITAL FINGERPRINTS ON COMMERCIAL FIELD PROGRAMMABLE GATE ARRAYS
    Crouch, James W.
    Patel, Hiren J.
    Kim, Yong C.
    McDonald, J. Todd
    Kim, Ton. V. C.
    PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, 2008, : 345 - +
  • [23] Synchronization in Networks of Time-to-Digital Converters based on Field Programmable Gate Arrays
    Garzetti, F.
    Lusardi, N.
    Corna, N.
    Geraci, A.
    2019 IEEE NUCLEAR SCIENCE SYMPOSIUM AND MEDICAL IMAGING CONFERENCE (NSS/MIC), 2019,
  • [24] Design of Vedic Multiplier via Modified Gate Diffusion Technique for Applications in Digital Signal Processor
    Yadav, Rishu
    Kumar, Manish
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2020, 15 (3-4): : 261 - 272
  • [25] A DIGITAL SIGNAL PROCESSOR FOR IMAGE RECOVERY APPLICATIONS
    PING, FX
    YAN, ZM
    UNBEHAUEN, R
    FREQUENZ, 1994, 48 (11-12) : 265 - 269
  • [26] DIGITAL SIGNAL PROCESSOR DEVELOPED FOR TELECOMMUNICATIONS APPLICATIONS
    不详
    BELL LABORATORIES RECORD, 1980, 58 (06): : 189 - 190
  • [27] Implementation of a new torque and flux controllers for direct torque control (DTC) of induction machine utilizing digital signal processor (DSP) and field programmable gate arrays (FPGA)
    Toh, C
    Idris, NRN
    Yatin, AHM
    Muhamad, ND
    Elbuluk, M
    2005 IEEE 36th Power Electronic Specialists Conference (PESC), Vols 1-3, 2005, : 1594 - 1599
  • [28] Guide to using field programmable gate arrays (FPGAs) for application-specific digital signal processing performance
    Goslin, GR
    HIGH-SPEED COMPUTING, DIGITAL SIGNAL PROCESSING, AND FILTERING USING RECONFIGURABLE LOGIC, 1996, 2914 : 321 - 331
  • [29] Application of FIR digital filtering techniques based on programmable DSP-Digital Signal Processor in a homing weapon
    Liu, ZH
    Wu, Z
    Fu, ZP
    2002 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING PROCEEDINGS, VOLS I AND II, 2002, : 1740 - 1743
  • [30] REAL-TIME PROGRAMMABLE PARALLEL DIGITAL SIGNAL PROCESSOR ARCHITECTURE
    BARR, PC
    BRESSEL, JG
    HARRIS, JD
    VALAS, CJ
    CA-DSP 89, VOLS 1 AND 2: 1989 INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND DIGITAL SIGNAL PROCESSING, 1989, : 558 - 562
12345