8X8 BIT PIPELINED DADDA MULTIPLIER IN CMOS

被引：9
|
作者：
CRAWLEY, DG
AMARATUNGA, GAJ
机构：
来源：
IEE PROCEEDINGS-G CIRCUITS DEVICES AND SYSTEMS | 1988年 / 135卷 / 06期
关键词：
D O I：
10.1049/ip-g-1.1988.0033
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：231 / 240
页数：10
相关论文
共 50 条
  • [1] A 0.5 V 320 MHz 8 bit x 8 bit pipelined multiplier in 130 nm CMOS process
    Yang, Wei-Bin
    Liao, Chao-Cheng
    Liang, Yung-Chih
    [J]. MICROELECTRONICS JOURNAL, 2011, 42 (01) : 43 - 51
  • [2] An 8x8 adiabatic quasi-static CMOS multiplier
    Mak, WS
    Chan, CF
    Cheung, KW
    Choy, CS
    [J]. ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 553 - 556
  • [3] COMPRESSOR BASED 8x8 BIT VEDIC MULTIPLIER USING REVERSIBLE LOGIC
    Lakshmi, G. Sree
    Fatima, Kaleem
    Madhavi, B. K.
    [J]. PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON DEVICES, CIRCUITS AND SYSTEMS (ICDCS) 2016, 2016, : 174 - 178
  • [4] 8X8 MULTIPLIER AND 8-BIT MU-P PERFORM 16X16 BIT MULTIPLICATION
    MOR, S
    [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (20): : 147 - 152
  • [5] A 70-MHZ 8-BIT X 8-BIT PARALLEL PIPELINED MULTIPLIER IN 2.5-MU-M CMOS
    HATAMIAN, M
    CASH, GL
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (04) : 505 - 513
  • [6] A VLSI LAYOUT FOR A PIPELINED DADDA MULTIPLIER
    CAPPELLO, PR
    STEIGLITZ, K
    [J]. ACM TRANSACTIONS ON COMPUTER SYSTEMS, 1983, 1 (02): : 157 - 174
  • [7] High speed and High Throughput 8x8 Bit Multiplier using a Shannon-based Adder cell
    Senthilpari, C.
    Diwakar, K.
    Singh, Ajay Kumar
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 2429 - 2433
  • [8] A 320-MHz 8bit x 8bit Pipelined Multiplier In Ultra-Low Supply Voltage
    Liang, Yung-Chih
    Huang, Ching-Ji
    Yang, Wei-Bin
    [J]. 2008 IEEE ASIAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 73 - +
  • [9] CMOS 4x4 and 8x8 Butler Matrices
    Cetinoneri, Berke
    Atesal, Yusuf A.
    Kim, Jeong-Geun
    Rebeiz, Gabriel M.
    [J]. 2010 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM DIGEST (MTT), 2010, : 69 - 72
  • [10] LOW-TEMPERATURE CMOS 8X8 BIT MULTIPLIERS WITH SUB-10-NS SPEEDS
    HANAMURA, S
    AOKI, M
    MASUHARA, T
    MINATO, O
    SAKAI, Y
    HAYASHIDA, T
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (01) : 94 - 100
12345