共 50 条
- [31] A 16-BIT MICROCOMPUTER MU-PD70423 FOR SERIAL COMMUNICATION [J]. NEC RESEARCH & DEVELOPMENT, 1991, 32 (03): : 350 - 360
- [33] Design and implementation of 16-bit fixed point digital signal processor [J]. ISOCC: 2008 INTERNATIONAL SOC DESIGN CONFERENCE, VOLS 1-3, 2008, : 500 - +
- [35] Implementation of Turbo decoder implemented on a 32-bit fixed-point DSP [J]. Beijing Youdian Xueyuan Xuebao/Journal of Beijing University of Posts And Telecommunications, 2001, 24 (01): : 12 - 16
- [36] Implementation of turbo decoder implemented on a 32-bit fixed-point DSP [J]. Beijing Youdian Daxue Xuebao/Journal of Beijing University of Posts and Telecommunications, 2001, 24 (01): : 12 - 16
- [37] A 2.6 TOPS/W 16-Bit Fixed-Point Convolutional Neural Network Learning Processor in 65-nm CMOS [J]. IEEE SOLID-STATE CIRCUITS LETTERS, 2020, 3 (01): : 13 - 16
- [39] Architecture design of a high-performance 32-bit fixed-point DSP [J]. ADVANCES IN COMPUTER SYSTEMS ARCHITECTURE, PROCEEDINGS, 2004, 3189 : 115 - 125
- [40] STATE OF THE ART IN 16-BIT MU-PS [J]. EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1979, 24 (20): : 17 - 18