共 50 条
- [31] Low Power Design of Johnson Counter Using Clock Gating 2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 510 - 517
- [32] SYNC CLOCK, COUNTER IMPROVE PROGRAMMABLE-WIDTH GENERATOR ELECTRONICS, 1980, 53 (25): : 131 - 131
- [33] CATEGORICAL SCALING OF TIME - IMPLICATIONS FOR CLOCK-COUNTER MODELS JOURNAL OF EXPERIMENTAL PSYCHOLOGY-ANIMAL BEHAVIOR PROCESSES, 1995, 21 (01): : 43 - 63
- [34] Integrated Switched-Capacitor Voltage Doubler with Clock Transition Periods Boosting and Transfer Blocking Techniques 2010 TWENTY-FIFTH ANNUAL IEEE APPLIED POWER ELECTRONICS CONFERENCE AND EXPOSITION (APEC), 2010, : 813 - 817
- [39] Binary Counter Based Gated Clock Tree for Integrated CPU Chip 2017 3RD IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS (INIS), 2017, : 229 - 233
- [40] CLOCK-INDUCED BIAS ERRORS IN LASER DOPPLER COUNTER PROCESSORS JOURNAL OF PHYSICS E-SCIENTIFIC INSTRUMENTS, 1989, 22 (06): : 394 - 397