MEMORY ACCESS DEPENDENCIES IN SHARED-MEMORY MULTIPROCESSORS

被引:32
|
作者
DUBOIS, M
SCHEURICH, C
机构
[1] Department of Electrical Engineering—Systems, University of Southern California, Los Angeles
基金
美国国家科学基金会;
关键词
Cache-based systems; combining networks; memory coherence; ordering of events; parallel algorithms; sequential consistency; shared-memory multiprocessors;
D O I
10.1109/32.55094
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
A multiprocessor system designed to support multithreading must adhere to a simple logical model of concurrency. Besides executing each process correctly, the multiprocessor must preserve the dependencies among processes. Dependencies among concurrent processes are specified by explicit statements such as critical sections or by the sharing of writable data. Parallelizing compilers and programmers using concurrent languages must conform to the model of concurrency of the machine, to generate correct code. The presence of high-performance mechanisms in shared-memory multiprocessors, such as private caches, extensive pipelining of memory accesses and combining networks may render a logical concurrency model complex to implement or inefficient. In this paper, the problem of implementing a given logical concurrency model in a multiprocessor is addressed. Two concurrency models are considered, and simple rules are introduced to verify that a multiprocessor architecture adheres to the models. The rules are applied to several examples of multiprocessor architectures. © 1990 IEEE
引用
收藏
页码:660 / 673
页数:14
相关论文
共 50 条
  • [1] Modeling the backoff strategies of access to shared-memory multiprocessors
    Boguslavskii, LB
    Lyakhov, AI
    Sevcik, KC
    [J]. AUTOMATION AND REMOTE CONTROL, 1996, 57 (04) : 601 - 610
  • [2] SMALL SHARED-MEMORY MULTIPROCESSORS
    BASKETT, F
    HENNESSY, JL
    [J]. SCIENCE, 1986, 231 (4741) : 963 - 967
  • [3] AND OR PARALLELISM ON SHARED-MEMORY MULTIPROCESSORS
    GUPTA, G
    JAYARAMAN, B
    [J]. JOURNAL OF LOGIC PROGRAMMING, 1993, 17 (01): : 59 - 89
  • [4] Memory latency in distributed shared-memory multiprocessors
    Motlagh, BS
    DeMara, RF
    [J]. PROCEEDINGS IEEE SOUTHEASTCON '98: ENGINEERING FOR A NEW ERA, 1998, : 134 - 137
  • [5] A comparative analysis of the backoff strategies of access to shared-memory multiprocessors
    Boguslavskii, LB
    Lyakhov, AI
    Sevcik, KC
    [J]. AUTOMATION AND REMOTE CONTROL, 1996, 57 (05) : 750 - 762
  • [6] CIRCUIT SIMULATION ON SHARED-MEMORY MULTIPROCESSORS
    SADAYAPPAN, P
    VISVANATHAN, V
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (12) : 1634 - 1642
  • [7] PARALLELIZING PROLOG ON SHARED-MEMORY MULTIPROCESSORS
    GAO, YQ
    WANG, DX
    QIU, XL
    HWANG, ZY
    HU, SR
    [J]. LECTURE NOTES IN ARTIFICIAL INTELLIGENCE, 1991, 567 : 318 - 335
  • [8] REDUCING CONTENTION IN SHARED-MEMORY MULTIPROCESSORS
    STENSTROM, P
    [J]. COMPUTER, 1988, 21 (11) : 26 - 35
  • [9] SYNCHRONIZATION ALGORITHMS FOR SHARED-MEMORY MULTIPROCESSORS
    GRAUNKE, G
    THAKKAR, S
    [J]. COMPUTER, 1990, 23 (06) : 60 - 69
  • [10] SPECIAL ISSUE ON SHARED-MEMORY MULTIPROCESSORS
    YEW, PC
    WAH, BW
    [J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 12 (02) : 85 - 86