共 50 条
- [1] Parallel algorithm for hardware implementation of inverse halftoning [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2377 - 2380
- [2] Hardware implementation of finite fields of characteristic three [J]. CRYPTOGRAPHIC HARDWARE AND EMBEDDED SYSTEMS - CHES 2002, 2002, 2523 : 529 - 539
- [4] Efficient Hardware Implementation of Finite Fields with Applications to Cryptography [J]. Acta Applicandae Mathematica, 2006, 93 : 75 - 118
- [5] A Multibit Left-Shift Modular Inverse Hardware Algorithm and its Implementation [J]. 2021 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2021,
- [7] On Hardware and Software Implementation of Arithmetic in Finite Fields of Characteristic 7 for Calculation of Pairings [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON DEPENDABILITY OF COMPUTER SYSTEMS, 2009, : 261 - 270
- [9] Hardware Addition Over Finite Fields Based On Booth-Karatsuba Algorithm [J]. COMPUTER JOURNAL, 2024, 67 (08): : 2643 - 2666