Efficient Software Synthesis for Dynamic Single Appearance Scheduling of Synchronous Dataflow

被引：2
|
作者：
Liu, Weichen [1 ]
Gu, Zonghua [2 ]
Xu, Jiang [1 ]
机构：
[1] Hong Kong Univ Sci & Technol, Hong Kong, Hong Kong, Peoples R China
[2] Zhejiang Univ, Hangzhou, Peoples R China
来源：
IEEE EMBEDDED SYSTEMS LETTERS | 2009年 / 1卷 / 03期
关键词：
Genetic algorithms; scheduling; software synthesis; synchronous dataflow;
D O I：
10.1109/LES.2009.2039851
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Synchronous dataflow (SDF) is a widely-used model of computation for digital signal processing and multimedia applications. In this letter, we propose an automatic approach to synthesize efficient software from SDF models with improved runtime efficiency. Our synthesis technique is based on dynamic single-appearance scheduling (dynSAS), which generates software with minimized code size, the same as traditional single-appearance schedule (SAS), while requires much less buffer memory space. We enhance dynSAS systematically to reduce control flow overhead and increase memory utilization. Experiment results show that our approach can generate efficient software with enhanced runtime performance compared to related techniques.
引用
收藏
页码：69 / 72
页数：4
相关论文
共 50 条
  • [1] EFFICIENT SOFTWARE SYNTHESIS OF DYNAMIC DATAFLOW PROGRAMS
    Yviquel, H.
    Sanchez, A.
    Jaaskelainen, P.
    Takala, J.
    Raulet, M.
    Casseau, E.
    2014 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2014,
  • [2] Optimized software synthesis for synchronous dataflow
    Bhattacharyya, SS
    Murthy, PK
    Lee, EA
    IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 250 - 262
  • [3] Scheduling synchronous dataflow graphs for efficient looping
    Bhattacharyya, Shuvra S.
    Lee, Edward A.
    Journal of VLSI Signal Processing Systems for Signal, Image, and Video Technology, 1993, 6 (03): : 271 - 288
  • [4] Memory optimal single appearance schedule with dynamic loop count for synchronous dataflow graphs
    Oh, Hyunok
    Dutt, Nikil
    Ha, Soonhoi
    ASP-DAC 2006: 11TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, 2006, : 497 - 502
  • [5] Synthesis of Embedded Software from Synchronous Dataflow Specifications
    Shuvra S. Bhattacharyya
    Praveen K. Murthy
    Edward A. Lee
    Journal of VLSI signal processing systems for signal, image and video technology, 1999, 21 : 151 - 166
  • [6] Synthesis of embedded software from synchronous dataflow specifications
    Bhattacharyya, SS
    Murthy, PK
    Lee, EA
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 1999, 21 (02): : 151 - 166
  • [7] Efficient code synthesis from synchronous dataflow graphs
    Björklund, D
    Second ACM and IEEE International Conference on Formal Methods and Models for Co-Design, Proceedings, 2004, : 83 - 92
  • [8] Scheduling of Parallelized Synchronous Dataflow Actors
    Zhou, Zheng
    Desnos, Karol
    Pecat, Maxime
    Nezan, Jean-Francois
    Plishker, William
    Bhattacharyya, Shuvra S.
    INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP (SOC), 2013,
  • [9] Memory efficient software synthesis from dataflow graph
    Sung, W
    Kim, J
    Ha, S
    11TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS - PROCEEDINGS, 1998, : 137 - 142
  • [10] Static scheduling and software synthesis for dataflow graphs with symbolic model-checking
    Gu, Zonghua
    Yuan, Mingxuan
    Guan, Nan
    Lv, Mingsong
    He, Xiuqiang
    Deng, Qingxu
    Yu, Ge
    RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2007, : 353 - +
12345