FUNCTIONAL TEST-GENERATION USING BINARY DECISION DIAGRAMS

被引:1
|
作者
ABADIR, MS [1 ]
REGHBATI, HK [1 ]
机构
[1] SIMON FRASER UNIV,SCH COMP SCI,BURNABY V5A 1S6,BC,CANADA
关键词
D O I
10.1016/0898-1221(87)90072-1
中图分类号
O29 [应用数学];
学科分类号
070104 ;
摘要
引用
收藏
页码:413 / 430
页数:18
相关论文
共 50 条
  • [41] Bayesian analysis using binary decision diagrams
    Andrews, J. D.
    Ansell, J.
    Ma, P.
    Phillips, M.
    SAFETY AND RELIABILITY FOR MANAGING RISK, VOLS 1-3, 2006, : 855 - +
  • [42] Algebraic Attacks Using Binary Decision Diagrams
    Raddum, Havard
    Kazymyrov, Oleksandr
    CRYPTOGRAPHY AND INFORMATION SECURITY IN THE BALKANS, 2015, 9024 : 40 - 54
  • [43] Combinatorial optimization using binary decision diagrams
    Nishino, Masaaki
    Yasuda, Norihito
    Hirao, Tsutomu
    Minato, Shin-Ichi
    Nagata, Masaaki
    NTT Technical Review, 2015, 13 (11):
  • [44] Fast binary image processing using binary decision diagrams
    Robert, L
    Malandain, G
    COMPUTER VISION AND IMAGE UNDERSTANDING, 1998, 72 (01) : 1 - 9
  • [45] Fast binary image processing using binary decision diagrams
    Robert, L
    Malandain, G
    1997 IEEE COMPUTER SOCIETY CONFERENCE ON COMPUTER VISION AND PATTERN RECOGNITION, PROCEEDINGS, 1997, : 97 - 102
  • [46] THE S-ALGORITHM - A PROMISING SOLUTION FOR SYSTEMATIC FUNCTIONAL TEST-GENERATION
    LIN, T
    SU, SYH
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (03) : 250 - 263
  • [47] Binary Decision Diagrams
    Somenzi, F
    CALCULATIONAL SYSTEM DESIGN, 1999, 173 : 303 - 366
  • [48] BINARY DECISION DIAGRAMS
    AKERS, SB
    IEEE TRANSACTIONS ON COMPUTERS, 1978, 27 (06) : 509 - 516
  • [49] A DIRECTED SEARCH METHOD FOR TEST-GENERATION USING A CONCURRENT SIMULATOR
    AGRAWAL, VD
    CHENG, KT
    AGRAWAL, P
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1989, 8 (02) : 131 - 138
  • [50] TEST-GENERATION TO MINIMIZE ERROR MASKING
    EDIRISOORIYA, G
    ROBINSON, JP
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (04) : 540 - 549