共 50 条
- [21] C-MOS CHIP SET STREAMLINES FLOATING-POINT PROCESSING [J]. ELECTRONICS, 1982, 55 (03): : 149 - 152
- [22] Floating-point fused multiply-add: Reduced latency for floating-point addition [J]. 17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 42 - 51
- [25] Low power techniques on a high speed floating-point adder design [J]. 2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATION TECHNOLOGY, PROCEEDINGS, 2007, : 241 - +
- [27] Synthesize of High Speed Floating-point Multipliers Based on Vedic Mathematics [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGIES, ICICT 2014, 2015, 46 : 1294 - 1302
- [30] Floating-point LLL revisited [J]. ADVANCES IN CRYPTOLOGY - EUROCRYPT 2005,PROCEEDINGS, 2005, 3494 : 215 - 233