共 50 条
- [3] New categories of Safe Faults in a processor-based Embedded System [J]. 2019 IEEE 22ND INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2019,
- [4] Instruction scheduling for power reduction in processor-based system design [J]. DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, 1998, : 855 - 860
- [5] Processor-based Symmetric Transparent BIST [J]. 2017 12TH IEEE INTERNATIONAL CONFERENCE ON DESIGN & TECHNOLOGY OF INTEGRATED SYSTEMS IN NANOSCALE ERA (DTIS 2017), 2017,
- [8] Determination of Throughput Guarantees for Processor-based SmartNICs [J]. PROCEEDINGS OF THE 17TH INTERNATIONAL CONFERENCE ON EMERGING NETWORKING EXPERIMENTS AND TECHNOLOGIES, CONEXT 2021, 2021, : 267 - 281