QUADRUPLE-WELL CMOS FOR VLSI TECHNOLOGY

被引：16
|
作者：
CHEN, JYT
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1984年 / 31卷 / 07期
关键词：
D O I：
10.1109/T-ED.1984.21630
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：910 / 919
页数：10
相关论文
共 50 条
  • [41] CMOS TECHNOLOGY GETS A CLOSER LOOK FOR ITS VALUE IN VLSI MANUFACTURE.
    Kohyama, Susumu
    JEE. Journal of electronic engineering, 1984, 21 (213): : 62 - 66
  • [42] TWO-DIMENSIONAL NUMERICAL-ANALYSIS OF LATCHUP IN A VLSI CMOS TECHNOLOGY
    SANGIORGI, EC
    PINTO, MR
    SWIRHUN, SE
    DUTTON, RW
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1985, 4 (04) : 561 - 574
  • [43] On Pixel Signal Processing for MAPS Sparsified Readout Implemented in CMOS VLSI Technology
    Mlynarczyk, Janusz
    Spiriti, Eleuterio
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 65 - 68
  • [44] Quadruple well CMOS MAPS with time-invariant processor exposed to ionizing radiation and neutrons
    Ratti, Lodovico
    Traversi, Gianluca
    Zucca, Stefano
    Bettarini, Stefano
    Morsani, Fabio
    Rizzo, Giuliana
    Bosisio, Luciano
    Rashevskaya, Irina
    2013 14TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2013,
  • [45] Quadruple Well CMOS MAPS With Time-Invariant Processor Exposed to Ionizing Radiation and Neutrons
    Ratti, Lodovico
    Traversi, Gianluca
    Zucca, Stefano
    Bettarini, Stefano
    Morsani, Fabio
    Rizzo, Giuliana
    Bosisio, Luciano
    Rashevskaya, Irina
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (04) : 1763 - 1771
  • [46] Iddq testing for CMOS VLSI
    Rajsuman, R
    PROCEEDINGS OF THE IEEE, 2000, 88 (04) : 544 - 566
  • [47] A DESIGN STYLE FOR VLSI CMOS
    MYERS, DJ
    IVEY, PA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1985, 20 (03) : 741 - 745
  • [48] INTERCONNECT DESIGN WITH VLSI CMOS
    SECHLER, RF
    IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 23 - 31
  • [49] CMOS VLSI设计技术
    高保嘉
    微电子学与计算机, 1993, (06) : 3 - 6
  • [50] SELECTIVE EPITAXY FOR CMOS VLSI
    SABINE, KA
    KEMHADJIAN, HA
    IEEE ELECTRON DEVICE LETTERS, 1985, 6 (01) : 43 - 46
12345