HIGH-LEVEL DEBUGGING IN PARASIGHT

被引：0
|
作者：
ARAL, Z [1 ]
GERTNER, I [1 ]
机构：
[1] ENCORE COMP CORP,MARLBOROUGH,MA 01752
来源：
SIGPLAN NOTICES | 1989年 / 24卷 / 01期
关键词：
D O I：
暂无
中图分类号：
TP31 [计算机软件];
学科分类号：
081202 ; 0835 ;
摘要：
引用
收藏
页码：151 / 162
页数：12
相关论文
共 50 条
  • [21] HIGH-LEVEL DEBUGGING ASSISTANCE VIA OPTIMIZING COMPILER TECHNOLOGY
    OTTENSTEIN, KJ
    SIGPLAN NOTICES, 1983, 18 (08): : 115 - 116
  • [22] HIGH-LEVEL DEBUGGING OF DISTRIBUTED SYSTEMS - THE BEHAVIORAL ABSTRACTION APPROACH
    BATES, PC
    WILEDEN, JC
    JOURNAL OF SYSTEMS AND SOFTWARE, 1983, 3 (04) : 255 - 264
  • [23] DISDEB - AN INTERACTIVE HIGH-LEVEL DEBUGGING SYSTEM FOR A MULTIMICROPROCESSOR SYSTEM
    LAZZERINI, B
    PRETE, CA
    MICROPROCESSING AND MICROPROGRAMMING, 1986, 18 (1-5): : 401 - 408
  • [24] Using DDBG to support testing and high-level debugging interfaces
    Cunha, JC
    Lourenco, J
    Duarte, V
    COMPUTERS AND ARTIFICIAL INTELLIGENCE, 1998, 17 (05): : 429 - 439
  • [25] High-Level Abstractions and Modular Debugging for FPGA Design Validation
    Iskander, Yousef
    Patterson, Cameron
    Craven, Stephen
    ACM TRANSACTIONS ON RECONFIGURABLE TECHNOLOGY AND SYSTEMS, 2014, 7 (01)
  • [26] High-level Debugging And Verification For FPGA-Based Multicore Architectures
    Abella, Oriol Arcas
    Cristal, Adrian
    Unsal, Osman S.
    2015 IEEE 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2015, : 135 - 142
  • [27] HIGH-LEVEL VLSI DESIGN SPECIFICATION VALIDATION USING ALGORITHMIC DEBUGGING
    NAGANUMA, J
    OGURA, T
    HOSHINO, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1994, E77A (12) : 1988 - 1998
  • [28] GENERALIZED PATH EXPRESSIONS - A HIGH-LEVEL DEBUGGING MECHANISM - PRELIMINARY DRAFT
    BRUEGGE, B
    HIBBARD, P
    SIGPLAN NOTICES, 1983, 18 (08): : 34 - 44
  • [29] High-level CHILL debugging system in cross-development environments
    Byun, Y
    Chung, YS
    Lee, BS
    PROCEEDINGS OF THE SIXTH EUROMICRO WORKSHOP ON PARALLEL AND DISTRIBUTED PROCESSING - PDP '98, 1998, : 211 - 216
  • [30] Debugging HDL Designs Based on Functional Equivalences with High-Level Specifications
    Finder, Alexander
    Witte, Jan-Philipp
    Fey, Goerschwin
    PROCEEDINGS OF THE 2013 IEEE 16TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2013, : 60 - 65
12345