MICROPROCESSORS JOIN PERIPHERAL FUNCTIONS ON-CHIP

被引：0
|
作者：
MICHAELS, I
机构：
来源：
COMPUTER DESIGN | 1985年 / 24卷 / 15期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：46 / &
相关论文
共 50 条
  • [1] On-chip timing uncertainty measurements on IBM microprocessors
    Franch, R.
    Restle, P.
    James, N.
    Huott, W.
    Friedrich, J.
    Dixon, R.
    Weitzel, S.
    Van Goor, K.
    Salem, G.
    [J]. 2007 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2007, : 1 - +
  • [2] Electrical and optical on-chip interconnects in scaled microprocessors
    Chen, GQ
    Chen, H
    Haurylau, M
    Nelson, N
    Albonesi, D
    Fauchet, PM
    Friedman, EG
    [J]. 2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 2514 - 2517
  • [3] On-chip Timing Uncertainty Measurements on IBM Microprocessors
    Franch, R.
    Restle, P.
    James, N.
    Huott, W.
    Friedrich, J.
    Dixon, R.
    Weitzel, S.
    Van Goor, K.
    Salem, G.
    [J]. 2008 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 966 - +
  • [4] Modeling and characterization of long on-chip interconnections for highperformance microprocessors
    Deutsch, A
    Kopcsay, GV
    Surovic, CW
    Rubin, BJ
    Terman, LM
    Dunne, RP
    Gallo, TA
    Dennard, RH
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (05) : 547 - 567
  • [5] A Skewed Repeater Bus architecture for on-chip energy reduction in microprocessors
    Khellah, M
    Ghoneima, M
    Tschanz, J
    Ye, YB
    Kurd, N
    Barkatullah, J
    Nimmagadda, S
    Ismail, Y
    De, V
    [J]. 2005 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, 2005, : 253 - 257
  • [6] Fault Injection in Modern Microprocessors Using On-Chip Debugging Infrastructures
    Portela-Garcia, Marta
    Lopez-Ongil, Celia
    Garcia Valderas, Mario
    Entrena, Luis
    [J]. IEEE TRANSACTIONS ON DEPENDABLE AND SECURE COMPUTING, 2011, 8 (02) : 308 - 314
  • [7] Dependability Evaluation of COTS Microprocessors via On-Chip debugging facilities
    Isaza-Gonzalez, Jose
    Serrano-Cases, Alejandro
    Restrepo-Calle, Felipe
    Cuenca-Asensi, Sergio
    Martinez-Alvarez, Antonio
    [J]. 2016 17TH IEEE LATIN-AMERICAN TEST SYMPOSIUM (LATS), 2016, : 27 - 32
  • [8] Novel On-Chip Clock Jitter Measurement Scheme For High Performance Microprocessors
    Metra, C.
    Omana, M.
    Mak, T. M.
    Rahman, A.
    Tam, S.
    [J]. 23RD IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2008, : 465 - +
  • [9] Low Noise Linear Voltage Regulator for Use as an on-chip PLL Supply in Microprocessors
    Shor, Joseph
    [J]. 2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 841 - 844
  • [10] GRAPHICS ICS INCREASE ON-CHIP FUNCTIONS AND INTELLIGENCE
    WILLIAMS, T
    [J]. COMPUTER DESIGN, 1986, 25 (02): : 43 - &
12345