EFFECTS OF CACHE COHERENCY IN MULTIPROCESSORS

被引：0
|
作者：
DUBOIS, M [1 ]
BRIGGS, FA [1 ]
机构：
[1] RICE UNIV,DEPT ELECT ENGN,HOUSTON,TX 77001
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1982年 / 31卷 / 11期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：1083 / 1099
页数：17
相关论文
共 50 条
  • [1] A SNOOPING CACHE COHERENCY PROTOCOL FOR HIERARCHICALLY ORGANIZED MULTIPROCESSORS
    DEWAN, G
    BISWAS, P
    [J]. MICROPROCESSING AND MICROPROGRAMMING, 1991, 31 (1-5): : 105 - 112
  • [2] Hierarchical cache coherency protocol in a multi-level multiprocessors system
    Patel, P
    Razzaque, MM
    [J]. INTERNATIONAL SOCIETY FOR COMPUTERS AND THEIR APPLICATIONS 11TH INTERNATIONAL CONFERENCE ON COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 1998, : 110 - 114
  • [3] MICROPROCESSOR CACHE COHERENCY
    SCHANIN, D
    [J]. VLSI SYSTEMS DESIGN, 1987, 8 (09): : 40 - 42
  • [4] Effects of the coherency on the Performance of the Web Cache Proxy Server
    Nikolov, Angel Vassilev
    [J]. INTERNATIONAL JOURNAL OF COMPUTER SCIENCE AND NETWORK SECURITY, 2009, 9 (04): : 158 - 162
  • [5] THE EFFECTS OF CACHE COHERENCE ON THE PERFORMANCE OF PARALLEL PDE ALGORITHMS IN MULTIPROCESSORS
    BAYLOR, SJ
    BRIGGS, FA
    [J]. PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I233 - I236
  • [6] Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System
    Molka, Daniel
    Hackenberg, Daniel
    Schoene, Robert
    Mueller, Matthias S.
    [J]. 18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 261 - 270
  • [7] CACHE COHERENCY IN MICROPROCESSOR BASED SYSTEMS
    SCHANIN, D
    [J]. ELECTRONIC ENGINEERING, 1987, 59 (730): : 57 - &
  • [8] CACHE COHERENCY IN MULTIPLE BUS SYSTEMS
    ALSADOUN, HB
    ABDULLATEEF, H
    [J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 1992, 73 (03) : 497 - 522
  • [9] Cache coherency in Oracle Parallel Server
    Klots, B
    [J]. PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON VERY LARGE DATA BASES, 1996, : 583 - 583
  • [10] Stimulus Cache: Boosting Performance of Chip Multiprocessors with Excess Cache
    Lee, Hyunjin
    Cho, Sangyeun
    Childers, Bruce R.
    [J]. HPCA-16 2010: SIXTEENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, 2010, : 211 - 222
12345