CHECKPOINT REPAIR FOR HIGH-PERFORMANCE OUT-OF-ORDER EXECUTION MACHINES

被引:30
|
作者
HWU, WMW [1 ]
PATT, YN [1 ]
机构
[1] UNIV CALIF BERKELEY,DIV COMP SCI,BERKELEY,CA 94720
关键词
D O I
10.1109/TC.1987.5009500
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
引用
收藏
页码:1496 / 1514
页数:19
相关论文
共 50 条
  • [41] Analysis and simulation of an out-of-order execution model in vector multiprocessor systems
    Univ Coll Dublin, Dublin, United Kingdom
    [J]. Parallel Comput, 13 (1963-1986):
  • [42] High Performance Instruction Scheduling Circuits for Out-of-Order Soft Processors
    Wong, Henry
    Betz, Vaughn
    Rose, Jonathan
    [J]. 2016 IEEE 24TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2016, : 9 - 16
  • [43] O3BNN-R: An Out-of-Order Architecture for High-Performance and Regularized BNN Inference
    Geng, Tong
    Li, Ang
    Wang, Tianqi
    Wu, Chunshu
    Li, Yanfei
    Shi, Runbin
    Wu, Wei
    Herbordt, Martin
    [J]. IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2021, 32 (01) : 199 - 213
  • [44] Issue logic for a 600-MHz out-of-order execution microprocessor
    Digital Equipment Corp, Hudson, United States
    [J]. IEEE J Solid State Circuits, 5 (707-712):
  • [45] Critical Path Based Microarchitectural Bottleneck Analysis for Out-of-Order Execution
    Tanimoto, Teruo
    Ono, Takatsugu
    Inoue, Koji
    [J]. IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2019, E102A (06) : 758 - 766
  • [46] Verification of an advanced Mips-type out-of-order execution algorithm
    Arons, T
    [J]. COMPUTER AIDED VERIFICATION, 2004, 3114 : 414 - 426
  • [47] A 600MHz superscalar RISC microprocessor with out-of-order execution
    Gieseke, BA
    Allmon, RL
    Bailey, DW
    Benschneider, BJ
    Britton, SM
    Clouser, JD
    Fair, HR
    Farrell, JA
    Gowan, MK
    Houghton, CL
    Keller, JB
    Lee, TH
    Leibholz, DL
    Lowell, SC
    Matson, MD
    Matthew, RJ
    Peng, V
    Quinn, MD
    Priore, DA
    Smith, MJ
    Wilcox, KE
    [J]. 1997 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE - DIGEST OF TECHNICAL PAPERS, 1997, 40 : 176 - 177
  • [48] Issue logic for a 600-MHz out-of-order execution microprocessor
    Farrell, JA
    Fischer, TC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (05) : 707 - 712
  • [49] Analysis and simulation of an out-of-order execution model in vector multiprocessor systems
    Kechadi, MT
    Dekeyser, JL
    [J]. PARALLEL COMPUTING, 1997, 23 (13) : 1963 - 1986
  • [50] Exploring the Performance Limits of Out-of-order Commit
    Alipour, Mehdi
    Carlson, Trevor E.
    Kaxiras, Stefanos
    [J]. ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS 2017, 2017, : 211 - 220