LATCH-UP STUDIES IN A 0.5-MU-M GATE CMOS TECHNOLOGY WITH RETROGRADE N-WELL

被引：0
|
作者：
CHANG, WH [1 ]
WANG, LK [1 ]
WACHNIK, RA [1 ]
机构：
[1] IBM CORP,THOMAS J WATSON RES CTR,YORKTOWN HTS,NY 10598
来源：
JOURNAL OF THE ELECTROCHEMICAL SOCIETY | 1987年 / 134卷 / 03期
关键词：
D O I：
暂无
中图分类号：
O646 [电化学、电解、磁化学];
学科分类号：
081704 ;
摘要：
引用
收藏
页码：C118 / C118
页数：1
相关论文
共 49 条
  • [21] OPTIMIZATION OF ISOLATION FOR 0.5-MU-M CMOS TECHNOLOGY USING SILO PROCESS WITH RTN OF SILICON
    GUEGAN, G
    DELEONIBUS, S
    LERME, M
    REIMBOLD, G
    MOLLE, P
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 647 - 650
  • [22] HIGH-PERFORMANCE 0.5-MU-M N-MOS TECHNOLOGY WITH THIN NITRIDED OXIDE AS GATE DIELECTRIC
    DACOSTA, JC
    GUEGAN, G
    LERME, M
    REY, A
    GUERIN, M
    DALZOTTO, B
    ROUSSIN, JC
    ELECTRONICS LETTERS, 1989, 25 (17) : 1181 - 1183
  • [23] Building in reliability with latch-up, ESD and hot carrier effects on 0.25 μm CMOS technology
    Leroux, C
    Salome, P
    Reimbold, C
    Blachier, D
    Guegan, G
    Bonis, M
    MICROELECTRONICS AND RELIABILITY, 1998, 38 (10): : 1547 - 1552
  • [24] ESD and Latch-up failures through triple-well in a 65nm CMOS technology
    Alvarez, David
    Hartung, Wolfgang
    Bhandari, Rajinder
    2018 40TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2018,
  • [25] A Single-Photon Avalanche Diode in CMOS 0.5μm N-Well Process
    Zhang, Bowei
    Li, Zhenyu
    Zaghloul, Mona E.
    2012 IEEE SENSORS PROCEEDINGS, 2012, : 1505 - 1508
  • [26] 4GB/S GAAS GATE ARRAYS WITH 0.5-MU-M WSI-GATE MESFET TECHNOLOGY
    HIRAYAMA, H
    SAITO, H
    KISHI, K
    HOSONO, Y
    TSUCHIYA, T
    SETOYAMA, Y
    KANAMORI, M
    TANAKA, Y
    UETAKE, K
    FURUTSUKA, T
    GAAS IC SYMPOSIUM /: TECHNICAL DIGEST 1989, 1989, : 325 - 328
  • [27] SILICON-GATE N-WELL CMOS PROCESS BY FULL ION-IMPLANTATION TECHNOLOGY
    OHZONE, T
    SHIMURA, H
    TSUJI, K
    HIRAO, T
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1980, 27 (09) : 1789 - 1795
  • [28] HIGH-PERFORMANCE 3.3- AND 5-V 0.5-MU-M CMOS TECHNOLOGY FOR ASICS
    KIZILYALLI, IC
    THOMA, MJ
    LYTLE, SA
    MARTIN, EP
    SINGH, R
    VITKAVAGE, SC
    BECHTOLD, PF
    KEARNEY, JW
    RAMBAUD, MM
    TWIFORD, MS
    COCHRAN, WT
    FENSTERMAKER, LR
    FREYMAN, R
    SUN, WS
    DUNCAN, A
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 1995, 8 (04) : 440 - 448
  • [29] Development of deep N-well monolithic active pixel sensors in a 0.13 μm CMOS technology
    Bettarini, S.
    Bardi, A.
    Batignani, G.
    Bosi, F.
    Calderini, G.
    Cenci, R.
    Dell'Orso, M.
    Forti, F.
    Giannetti, P.
    Giorgi, M. A.
    Lusiani, A.
    Marchiori, G.
    Morsani, F.
    Neri, N.
    Paoloni, E.
    Rizzo, G.
    Walsh, J.
    Andreoli, C.
    Pozzati, E.
    Ratti, L.
    Speziali, V.
    Manghisoni, M.
    Re, V.
    Traversi, G.
    Bosisio, L.
    Giacomini, G.
    Lanceri, L.
    Rachevskaia, I.
    Vitale, L.
    Bruschi, M.
    Giacobbe, B.
    Semprini, N.
    Spighi, R.
    Villa, M.
    Zoccoli, A.
    Gamba, D.
    Giraudo, G.
    Mereu, P.
    Dalla Betta, G. F.
    Soncini, G.
    Fontana, G.
    Pancheri, L.
    Verzellesi, G.
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 2007, 572 (01): : 277 - 280
  • [30] The Parasitic Latch-Up Path From Substrate P+ Guard Ring to the NMOS in Deep N-Well Operating With Negative Voltage Sources
    Jiang, Zi-Hong
    Ker, Ming-Dou
    IEEE ELECTRON DEVICE LETTERS, 2022, 43 (04) : 604 - 606
12345