DESIGN CONSIDERATIONS OF HIGH-PERFORMANCE NARROW-EMITTER BIPOLAR-TRANSISTORS

被引:20
|
作者
TANG, DD
CHEN, TC
CHUANG, CT
LI, GP
STORK, JMC
KETCHEN, MB
HACKBARTH, E
NING, TH
机构
关键词
D O I
10.1109/EDL.1987.26592
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页码:174 / 175
页数:2
相关论文
共 50 条
  • [1] DESIGN CONSIDERATIONS OF HIGH-PERFORMANCE NARROW-EMITTER BIPOLAR TRANSISTORS.
    Tang, Denny D.
    Chen, Tze-Chiang
    Chuang, Ching-Te
    Li, G.P.
    Stork, Johannes M.C.
    Ketchen, Mark B.
    Hackbarth, E.
    Ning, Tak H.
    Electron device letters, 1987, EDL-8 (04): : 174 - 175
  • [2] ON THE NARROW-EMITTER EFFECT OF ADVANCED SHALLOW-PROFILE BIPOLAR-TRANSISTORS
    LI, GP
    CHUANG, CT
    CHEN, TC
    NING, TH
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (11) : 1942 - 1950
  • [3] THE EFFECT OF EXTRINSIC BASE ENCROACHMENT ON THE SWITCH-ON TRANSIENT OF ADVANCED NARROW-EMITTER BIPOLAR-TRANSISTORS
    CHUANG, CT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1988, 35 (03) : 309 - 313
  • [4] MODELING 2-DIMENSIONAL EFFECTS ON BASE AND COLLECTOR CURRENTS IN NARROW-EMITTER SELF-ALIGNED BIPOLAR-TRANSISTORS
    RINALDI, N
    SOLID-STATE ELECTRONICS, 1993, 36 (03) : 397 - 405
  • [5] HIGH-PERFORMANCE BIPOLAR-TRANSISTORS IN CMOS PROCESS
    SULLIVAN, PA
    ELLSWORTH, DL
    JIANG, XL
    DENG, PD
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1982, 29 (10) : 1679 - 1680
  • [6] A REDUCED-FIELD DESIGN CONCEPT FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS
    TANG, DD
    LU, PF
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (02) : 67 - 69
  • [7] HIGH-PERFORMANCE IN0.49GA0.51P/GAAS TUNNELING EMITTER BIPOLAR-TRANSISTORS
    WU, CC
    LU, SS
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (1B): : 560 - 563
  • [8] EMITTER EFFICIENCY OF BIPOLAR-TRANSISTORS
    GRAAFF, HCD
    SLOTBOOM, JW
    SCHMITZ, A
    SOLID-STATE ELECTRONICS, 1977, 20 (06) : 515 - 521
  • [9] A REDUCED-FIELD DESIGN CONCEPT FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS - REPLY
    TANG, DD
    LU, PF
    IEEE ELECTRON DEVICE LETTERS, 1989, 10 (10) : 473 - 474
  • [10] THE IMPLEMENTATION OF A REDUCED-FIELD PROFILE DESIGN FOR HIGH-PERFORMANCE BIPOLAR-TRANSISTORS
    LU, PF
    COMFORT, JH
    TANG, DD
    MEYERSON, BS
    SUN, JYC
    IEEE ELECTRON DEVICE LETTERS, 1990, 11 (08) : 336 - 338