A COMPARATIVE-ANALYSIS OF CACHE MEMORY ARCHITECTURES FOR THE MULTIPLUS MULTIPROCESSOR

被引：0

作者：

MESLIN, AM ^{[1
]}

PACHECO, AC ^{[1
]}

AUDE, JS ^{[1
]}

机构：

[1] UNIV FED RIO DEJANEIRO,BR-20001 RIO DE JANEIRO,BRAZIL

来源：

MICROPROCESSING AND MICROPROGRAMMING | 1992年 / 35卷 / 1-5期

关键词：

D O I：

10.1016/0165-6074(92)90368-H

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper analyses some design alternatives for the MULTIPLUS cache memory subsystem architecture. MULTIPLUS is a high performance multiprocessor system under development at NCE/UFRJ. The analysis is carried out using a simulator which supports different cache configurations. The simulator experiments have been done under three different situations: a non-cache system and the use of write back and write through control policies. The graphical results show the system behaviour in relation to the average ratio of bus occupation and the average processor cycle length.

引用

页码：555 / 562

页数：8

共 50 条

[21] COMPARATIVE-ANALYSIS
HAAS, M
[J]. WESTERN POLITICAL QUARTERLY, 1962, 15 (02): : 294 - 303
[22] COMPARATIVE-ANALYSIS
WELD, DS
[J]. ARTIFICIAL INTELLIGENCE, 1988, 36 (03) : 333 - 373
[23] A COMPARATIVE-ANALYSIS OF THE ROLE OF FORNIX AND CINGULATE CORTEX IN MEMORY - RATS
MARKOWSKA, AL
OLTON, DS
MURRAY, EA
GAFFAN, D
[J]. EXPERIMENTAL BRAIN RESEARCH, 1989, 74 (01) : 187 - 201
[24] Effects of memory lateneies on nonblocking processor/cache architectures
[J]. 1600, ACM SIGARCH (Publ by ACM, New York, NY, USA):
[25] Dynamic Partitioning of Scalable Cache Memory for SMT Architectures
Jun-Min, Wu
Xiao-Dong, Zhu
Xiu-Feng, Sui
Ying-Qi, Jin
Xiao-Yu, Zhao
[J]. HIGH PERFORMANCE COMPUTING, 2013, 207 : 12 - 25
[26] A Quantitative Study of Memory System Interference in Chip Multiprocessor Architectures
Jahre, Magnus
Grannaes, Marius
Natvig, Lasse
[J]. HPCC: 2009 11TH IEEE INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2009, : 622 - 629
[27] LU FACTORIZATION ALGORITHMS ON DISTRIBUTED-MEMORY MULTIPROCESSOR ARCHITECTURES
GEIST, GA
ROMINE, CH
[J]. SIAM JOURNAL ON SCIENTIFIC AND STATISTICAL COMPUTING, 1988, 9 (04): : 639 - 649
[28] CACHE-BASED ERROR RECOVERY FOR SHARED MEMORY MULTIPROCESSOR SYSTEMS
WU, KL
FUCHS, WK
PATEL, JH
[J]. PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I159 - I166
[29] Memory Performance and Cache Coherency Effects on an Intel Nehalem Multiprocessor System
Molka, Daniel
Hackenberg, Daniel
Schoene, Robert
Mueller, Matthias S.
[J]. 18TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2009, : 261 - 270
[30] Analysis of performance limitations in multithreaded multiprocessor architectures
Zuberek, WM
[J]. SECOND INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEMS DESIGN, PROCEEDINGS, 2001, : 43 - 52

← 1 2 3 4 5 →