IEEE FLOATING-POINT FORMAT

被引：0
|
作者：
不详
机构：
[1] Advanced Micro Devices Inc., 901 Thompson Place, Sunnyvale, CA 94088, United States
来源：
MICROPROCESSORS AND MICROSYSTEMS | 1988年 / 12卷 / 01期
关键词：
COMPUTERS; MICROCOMPUTER;
D O I：
10.1016/0141-9331(88)90031-2
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The IEEE Proposed Standard for Binary Floating-Point Arithmetic (P754, draft 10. 0) is a standard for the representation of 32-, 64- and 128-bit floating-point numbers. This paper provides a tutorial overview of the standard, covering operations, the sign bit, rounding and flag operation. An implementation of the standard in the Advanced Micro Devices Am29325 floating-point processor is discussed.
引用
下载
收藏
页码：13 / 23
页数：11
相关论文
共 50 条
  • [21] A comparison of three rounding algorithms for IEEE floating-point multiplication
    Even, G
    Seidel, PM
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 225 - 232
  • [22] Reduced latency IEEE floating-point standard adder architectures
    Beaumont-Smith, A
    Burgess, N
    Lefrere, S
    Lim, CC
    14TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 1999, : 35 - 42
  • [23] How to half the latency of IEEE compliant floating-point multiplication
    Seidel, PM
    24TH EUROMICRO CONFERENCE - PROCEEDING, VOLS 1 AND 2, 1998, : 329 - 332
  • [24] AMDS FLOATING-POINT CHIP GOES BEYOND IEEE SPECS
    RUNYON, S
    ELECTRONICS, 1988, 61 (06): : 78 - 79
  • [25] Delay-optimized implementation of IEEE floating-point addition
    Seidel, PM
    Even, G
    IEEE TRANSACTIONS ON COMPUTERS, 2004, 53 (02) : 97 - 113
  • [26] High-radix implementation of IEEE floating-point addition
    Seidel, PM
    17TH IEEE SYMPOSIUM ON COMPUTER ARITHMETIC, PROCEEDINGS, 2005, : 99 - 106
  • [27] Reduced latency IEEE floating-point standard adder architectures
    Beaumont-Smith, A.
    Burgess, N.
    Lefrere, S.
    Lim, C.C.
    Proceedings - Symposium on Computer Arithmetic, 1999, : 35 - 42
  • [28] A comparison of three rounding algorithms for IEEE floating-point multiplication
    Even, G
    Seidel, PM
    IEEE TRANSACTIONS ON COMPUTERS, 2000, 49 (07) : 638 - 650
  • [29] Floating-Point Fused Multiply-Add under HUB Format
    Hormigo, Javier
    Villalba-Moreno, Julio
    Gonzalez-Navarro, Sonia
    2020 IEEE 27TH SYMPOSIUM ON COMPUTER ARITHMETIC (ARITH), 2020, : 1 - 8
  • [30] Clarifications and Optimizations on Rounding for IEEE-compliant Floating-Point Multiplication
    Nguyen, Tuan D.
    Bui, Son
    Stine, James E.
    2018 IEEE 29TH INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS (ASAP), 2018, : 236 - 243
12345