A low-power triple-mode sigma-delta DAC for reconfigurable (WCDMA/TD-SCDMA/GSM) transmitters

被引：2
|
作者：
Qiu Dong [1 ]
Yi Ting [1 ]
Hong Zhiliang [1 ]
机构：
[1] Fudan Univ, State Key Lab ASIC & Syst, Shanghai 201203, Peoples R China
来源：
JOURNAL OF SEMICONDUCTORS | 2011年 / 32卷 / 02期
基金：
国家高技术研究发展计划(863计划);
关键词：
Sigma Delta digital-to-analog converter; low-power; reconfigurable;
D O I：
10.1088/1674-4926/32/2/025005
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
A sigma-delta (Sigma Delta/DAC with channel filtering for multi-standard wireless transmitters used in the softwar Sigma Delta modulator, word-length of the IDAC and cut-off frequency of the analog reconstruction filter can be digitally programmed to satisfy specifications of WCDMA, TD-SCDMA and GSM standards. The Sigma Delta DAC fabricated in SMIC 0.13-mu m CMOS process occupies a die area of 0.72 mm(2), while consuming 5.52/4.82/3.04 mW in WCDMA/TD-SCDMA/GSM mode from a single 1.2-V supply voltage. The measured SFDR is 62.8/60.1/75.5 dB for WCDMA/TD-SCDMA/GSM mode, respectively.
引用
收藏
页数：6
相关论文
共 50 条
  • [31] Digital bilinear feedback for low-power double-sampling sigma-delta modulators
    De Bock, M.
    Rombouts, P.
    ELECTRONICS LETTERS, 2015, 51 (01) : 27 - U57
  • [32] AN EFFICIENT LOW-POWER SIGMA-DELTA MODULATOR FOR MULTI-STANDARD WIRELESS APPLICATIONS
    Seyedhosseinzadeh, B. Hoda
    Yavari, Mohammad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2012, 21 (04)
  • [33] A Low-Power Design Methodology for Sigma-Delta Modulators with Relaxation of Required Circuit Specifications
    Hong, Jia-Hua
    Liang, Ming-Chun
    Wong, Jing-Yi
    Lee, Shuenn-Yuh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [34] A low-power second-order sigma-delta modulator for MEMS digital geophones
    Lv, Xiaolong
    Zhao, Xiao
    Wang, Yongqing
    Dong, Liyuan
    Xin, Yaping
    Yu, Lanya
    AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2020, 119
  • [35] A Low-Power Design Methodology for Sigma-Delta Modulators with Relaxation of Required Circuit Specifications
    Hong, Jia-Hua
    Liang, Ming-Chun
    Wong, Jing-Yi
    Lee, Shuenn-Yuh
    2013 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), 2013,
  • [36] The Design of Low-Power CIFF Structure Second-Order Sigma-Delta Modulator
    Su, Pin-Han
    Chiueh, Herming
    2009 52ND IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2009, : 377 - 380
  • [37] 1.2-V low-power multi-mode DAC plus filter blocks for reconfigurable (WLAN/UMTS, WLAN/Bluetooth) transmitters
    Ghittori, Nicola
    Vigna, Andrea
    Malcovati, Piero
    D'Amico, Stefano
    Baschirotto, Andrea
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2006, 41 (09) : 1970 - 1982
  • [38] A low-power decimation filter for a sigma-delta converter based on a power-optmized sinc filter
    Gerosa, A
    Neviani, A
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 245 - 248
  • [39] A bandpass sigma-delta for software low-power and low-voltage radio by using PATH technique
    Wu, YS
    Ling, J
    Helms, WJ
    NINTH GREAT LAKES SYMPOSIUM ON VLSI, PROCEEDINGS, 1999, : 198 - 201
  • [40] A low-voltage low-power sigma-delta modulator for broadband analog-to-digital conversion
    Nam, KY
    Lee, SM
    Su, DK
    Wooley, BA
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (09) : 1855 - 1864
12345