ADAPTING THE MICRO CHANNEL TO RISC PROCESSORS

被引：0
|
作者：
SMOOT, CS
机构：
来源：
COMPUTER DESIGN | 1989年 / 28卷 / 22期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：68 / 69
页数：2
相关论文
共 50 条
  • [11] ARCHITECTURAL TIMING VERIFICATION OF CMOS RISC PROCESSORS
    BOSE, P
    SURYA, S
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 113 - 129
  • [12] A practical methodology for the formal verification of RISC processors
    Tahar, S
    Kumar, R
    [J]. FORMAL METHODS IN SYSTEM DESIGN, 1998, 13 (02) : 159 - 225
  • [13] Future comm processors will fuse DSP and RISC
    Mansur, D
    [J]. ELECTRONIC DESIGN, 1996, 44 (01) : 99 - &
  • [14] IMPLEMENTING PRECISE INTERRUPTIONS IN PIPELINED RISC PROCESSORS
    WANG, CJ
    EMNETT, F
    [J]. IEEE MICRO, 1993, 13 (04) : 36 - 43
  • [15] RISC PROCESSORS REV UP APOLLO GRAPHICS ENGINE
    CURRAN, L
    [J]. ELECTRONIC DESIGN, 1989, 37 (06) : 36 - 36
  • [16] Architectural enhancements for Montgomery multiplication on embedded RISC processors
    Grossschädl, J
    Kamendje, GA
    [J]. APPLIED CRYPTOGRAPHY AND NETWORK SECURITY, PROCEEDINGS, 2003, 2846 : 418 - 434
  • [17] RISC PROCESSORS OVERTAKING CISC FOR THE NEXT-GENERATION
    WILSON, R
    [J]. COMPUTER DESIGN, 1989, 28 (22): : 5 - 8
  • [18] Design and implementation of a versatile cryptographic unit for RISC processors
    Yumbul, Kazim
    Savas, Erkay
    Kocabas, Ovunc
    Grossschadl, Johann
    [J]. SECURITY AND COMMUNICATION NETWORKS, 2014, 7 (01) : 36 - 52
  • [19] Comparing execution performance of scheduled dataflow with RISC processors
    Kavi, KM
    Giorgi, R
    Arul, J
    [J]. PARALLEL AND DISTRIBUTED COMPUTING SYSTEMS, 2000, : 41 - 47
  • [20] iScanU: A Portable Scanner for Undocumented Instructions on RISC Processors
    Dofferhoff, Rens
    Goebel, Michael
    Rietveld, Kristian
    van der Kouwe, Erik
    [J]. 2020 50TH ANNUAL IEEE/IFIP INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS (DSN 2020), 2020, : 306 - 317
12345