Automated Analysis of Reo Circuits using Symbolic Execution

被引:5
|
作者
Pourvatan, Bahman [1 ,2 ]
Sirjani, Marjan [3 ,4 ]
Hojjat, Hossein [5 ]
Arbab, Farhad [2 ,6 ]
机构
[1] Amirkabir Univ Technol, Comp Engn Dept, Tehran, Iran
[2] Leiden Univ, LIACS, Leiden, Netherlands
[3] Reykjavik Univ, Sch Comp Sci, Reykjavik, Iceland
[4] Univ Tehran, ECE Dept, Tehran, Iran
[5] Ecole Polytech Fed Lausanne, Lausanne, Switzerland
[6] CWI, Amsterdam, Netherlands
关键词
Symbolic Execution; Reo; Constraint Automata; Coordination Languages; Program Verification;
D O I
10.1016/j.entcs.2009.10.029
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Reo is a coordination language that can be used to model different systems. We propose a technique for symbolic execution of Reo circuits using Constraint Automata and more specifically exploiting their data constraints. This technique enables us to obtain the relations among the data passing through different nodes in a circuit and also infer coordination patterns. As an alternative to constructing the symbolic execution tree, we propose an algorithm similar to the algorithms used for converting deterministic finite automata to regular expressions. Our technique can be used for analyzing data-dominated systems whereas the model checking approach is best suited for the study of control-dominated applications. Deadlocks, which may involve data values, can also be checked. We illustrate the technique on a set of data dominated circuits as well as a non-trivial critical section problem. A tool is implemented to automate the proposed technique.
引用
收藏
页码:137 / 158
页数:22
相关论文
共 50 条
  • [31] Symbolic analysis of microwave circuits
    Benboudjema, K
    Boukadoum, M
    Vasilescu, G
    Alquie, G
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E13 - E16
  • [32] Timing analysis of sequential circuits using symbolic event propagation
    Mondal, Arijit
    Chakrabarti, P. P.
    Dasgupta, Pallab
    [J]. ICCTA 2007: INTERNATIONAL CONFERENCE ON COMPUTING: THEORY AND APPLICATIONS, PROCEEDINGS, 2007, : 151 - +
  • [33] Behavioral modeling of PWL analog circuits using symbolic analysis
    Fernandez, F
    Perez-Verdu, B
    Rodriguez-Vazquez, A
    [J]. ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6, 1998, : E17 - E20
  • [34] Combined Symbolic and Concrete Execution of TTCN-3 for Automated Testing
    Xing, Xuezhi
    Zhang, Lei
    Jiang, Fan
    Cheng, Shaoyin
    Jiang, Xing
    [J]. ISISE 2008: INTERNATIONAL SYMPOSIUM ON INFORMATION SCIENCE AND ENGINEERING, VOL 1, 2008, : 58 - +
  • [35] Parallel Symbolic Execution for Automated Real-World Software Testing
    Bucur, Stefan
    Ureche, Vlad
    Zamfir, Cristian
    Candea, George
    [J]. EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, 2011, : 183 - 197
  • [36] On the Feasibility of Automated Built-in Function Modeling for PHP Symbolic Execution
    Li, Penghui
    Meng, Wei
    Lu, Kangjie
    Luo, Changhua
    [J]. PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE 2021 (WWW 2021), 2021, : 58 - 69
  • [37] Automated Reasoning and Detection of Specious Configuration in Large Systems with Symbolic Execution
    Hu, Yigong
    Huang, Gongqi
    Huang, Peng
    [J]. PROCEEDINGS OF THE 14TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '20), 2020, : 719 - 734
  • [38] Using Test Ranges to Improve Symbolic Execution
    Qiu, Rui
    Khurshid, Sarfraz
    Pasareanu, Corina S.
    Wen, Junye
    Yang, Guowei
    [J]. NASA FORMAL METHODS, NFM 2018, 2018, 10811 : 416 - 434
  • [39] Test Case Generation Using Symbolic Execution
    Pattanaik, Saumendra
    Sahoo, Bidush Kumar
    Panigrahi, Chhabi Rani
    Patnaik, Binod Kumar
    Pati, Bibudhendu
    [J]. COMPUTACION Y SISTEMAS, 2022, 26 (02): : 1035 - 1044
  • [40] FORMAL PROGRAM VERIFICATION USING SYMBOLIC EXECUTION
    DANNENBERG, RB
    ERNST, GW
    [J]. IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1982, 8 (01) : 43 - 52