Automated Analysis of Reo Circuits using Symbolic Execution

被引:5
|
作者
Pourvatan, Bahman [1 ,2 ]
Sirjani, Marjan [3 ,4 ]
Hojjat, Hossein [5 ]
Arbab, Farhad [2 ,6 ]
机构
[1] Amirkabir Univ Technol, Comp Engn Dept, Tehran, Iran
[2] Leiden Univ, LIACS, Leiden, Netherlands
[3] Reykjavik Univ, Sch Comp Sci, Reykjavik, Iceland
[4] Univ Tehran, ECE Dept, Tehran, Iran
[5] Ecole Polytech Fed Lausanne, Lausanne, Switzerland
[6] CWI, Amsterdam, Netherlands
关键词
Symbolic Execution; Reo; Constraint Automata; Coordination Languages; Program Verification;
D O I
10.1016/j.entcs.2009.10.029
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Reo is a coordination language that can be used to model different systems. We propose a technique for symbolic execution of Reo circuits using Constraint Automata and more specifically exploiting their data constraints. This technique enables us to obtain the relations among the data passing through different nodes in a circuit and also infer coordination patterns. As an alternative to constructing the symbolic execution tree, we propose an algorithm similar to the algorithms used for converting deterministic finite automata to regular expressions. Our technique can be used for analyzing data-dominated systems whereas the model checking approach is best suited for the study of control-dominated applications. Deadlocks, which may involve data values, can also be checked. We illustrate the technique on a set of data dominated circuits as well as a non-trivial critical section problem. A tool is implemented to automate the proposed technique.
引用
收藏
页码:137 / 158
页数:22
相关论文
共 50 条
  • [1] Symbolic execution of Reo circuits using constraint automata
    Pourvatan, Bahman
    Sirjani, Marjan
    Hojjat, Hossein
    Arbab, Farhad
    [J]. SCIENCE OF COMPUTER PROGRAMMING, 2012, 77 (7-8) : 848 - 869
  • [2] AUTOMATED REGRESSION TESTING USING SYMBOLIC EXECUTION
    Barisas, Dominykas
    Milasius, Tomas
    Bareisa, Eduardas
    [J]. INFORMATION TECHNOLOGIES' 2011, 2011, : 117 - 124
  • [3] Automated Regression Testing using Symbolic Execution
    Barisas, D.
    Milasius, T.
    Bareisa, E.
    [J]. ELEKTRONIKA IR ELEKTROTECHNIKA, 2011, (06) : 101 - 105
  • [4] Directed Symbolic Execution for VLSI Circuits
    Bhowmik, Biswajit
    Deka, Jatindra Kumar
    Biswas, Santosh
    [J]. 2015 IEEE INTERNATIONAL CONFERENCE ON SYSTEMS, MAN, AND CYBERNETICS (SMC 2015): BIG DATA ANALYTICS FOR HUMAN-CENTRIC SYSTEMS, 2015, : 50 - 55
  • [5] Towards a tool for rigorous, automated code comprehension using symbolic execution and semantic analysis
    Stewart, MEM
    [J]. 29th Annual IEEE/NASA Software Engineering Workshop, Proceedings, 2005, : 89 - 96
  • [6] Automated Mapping of Reo Circuits to Constraint Automata
    Ghassemi, Fatemeh
    Tasharofi, Samira
    Sirjani, Marjan
    [J]. ELECTRONIC NOTES IN THEORETICAL COMPUTER SCIENCE, 2006, 159 (99-115) : 99 - 115
  • [7] Differential Fault Analysis Using Symbolic Execution
    van Woudenberg, Jasper
    Breunesse, Cees-Bart
    Velegalati, Rajesh
    Yalla, Panasayya
    Gonzalez, Sergio
    [J]. PROCEEDINGS OF THE 7TH SOFTWARE SECURITY, PROTECTION, AND REVERSE ENGINEERING WORKSHOP 2017 (SSPREW), 2017,
  • [8] Scaling Symbolic Execution using Ranged Analysis
    Siddiqui, Junaid Haroon
    Khurshid, Sarfraz
    [J]. ACM SIGPLAN NOTICES, 2012, 47 (10) : 523 - 535
  • [9] Complexity vulnerability analysis using symbolic execution
    Luckow, Kasper
    Kersten, Rody
    Pasareanu, Corina
    [J]. SOFTWARE TESTING VERIFICATION & RELIABILITY, 2020, 30 (7-8):
  • [10] Scaling symbolic execution using staged analysis
    Siddiqui, Junaid Haroon
    Khurshid, Sarfraz
    [J]. INNOVATIONS IN SYSTEMS AND SOFTWARE ENGINEERING, 2013, 9 (02) : 119 - 131