THE VLSI IMPLEMENTATION OF A REED-SOLOMON ENCODER USING BERLEKAMP BIT-SERIAL MULTIPLIER ALGORITHM

被引：0
|
作者：
HSU, IS [1 ]
REED, IS [1 ]
TRUONG, TK [1 ]
WANG, K [1 ]
YEH, CS [1 ]
DEUTSCH, LJ [1 ]
机构：
[1] CALTECH,JET PROP LAB,PASADENA,CA 91109
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1984年 / 33卷 / 10期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：906 / 911
页数：6
相关论文
共 50 条
  • [21] VLSI architecture of modified Euclidean algorithm for Reed-Solomon code
    Chang, YW
    Truong, TK
    Jeng, JH
    [J]. INFORMATION SCIENCES, 2003, 155 (1-2) : 139 - 150
  • [22] A Future Simplification of Procedure for Decoding Nonsystematic Reed-Solomon Codes Using the Berlekamp-Massey Algorithm
    Lin, Tsung-Ching
    Truong, Trieu-Kien
    Chang, Hsin-Chiu
    Lee, Hung-Peng
    [J]. IEEE TRANSACTIONS ON COMMUNICATIONS, 2011, 59 (06) : 1555 - 1562
  • [23] BIT-SERIAL SYSTOLIC SORTING - GENERAL COMPLEXITIES AND AN IMPLEMENTATION IN VLSI
    LI, HF
    JAYAKUMAR, R
    SUN, X
    [J]. IEE PROCEEDINGS-E COMPUTERS AND DIGITAL TECHNIQUES, 1987, 134 (03): : 125 - 132
  • [24] A simple algorithm for decoding Reed-Solomon codes and its relation to the Welch-Berlekamp algorithm
    Fedorenko, SV
    [J]. IEEE TRANSACTIONS ON INFORMATION THEORY, 2005, 51 (03) : 1196 - 1198
  • [25] Syndrome Reed-Solomon decoding using bit reliabilities
    Krachkovsky, Victor Y.
    Ashley, Jonathan J.
    Williamson, Clifton J.
    Feyh, German
    [J]. IEEE TRANSACTIONS ON MAGNETICS, 2008, 44 (01) : 223 - 227
  • [26] On decoding byeyond BCH bound using Reed-Solomon decoder based on Welch-Berlekamp algorithm
    Mohri, Masami
    Morii, Masakatu
    [J]. WMSCI 2005: 9th World Multi-Conference on Systemics, Cybernetics and Informatics, Vol 4, 2005, : 171 - 176
  • [27] Bit-serial systolic multiplier/squarer for Montgomery's algorithm
    Lee, KJ
    Kim, KW
    Yoo, KY
    [J]. COMPUTER APPLICATIONS IN INDUSTRY AND ENGINEERING, 2001, : 70 - 73
  • [28] An area-efficient-VLSI architecture of a Reed-Solomon decoder/encoder for digital VCRs
    Kwon, S
    Shin, H
    [J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 1997, 43 (04) : 1019 - 1027
  • [29] VLSI architecture design of modified Euclidean algorithm for reed-solomon code
    Chang, YW
    Jeng, JH
    Truong, TK
    [J]. 2003 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS, AND APPLICATIONS, PROCEEDINGS OF TECHNICAL PAPERS, 2003, : 304 - 306
  • [30] Retimed decomposed serial Berlekamp-Massey (BM) architecture for high speed Reed-Solomon decoding
    Rizwan, Shahid
    [J]. 21ST INTERNATIONAL CONFERENCE ON VLSI DESIGN: HELD JOINTLY WITH THE 7TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS, PROCEEDINGS, 2008, : 53 - 58
12345