共 40 条
- [3] A 2-MU-M POLY-GATE CMOS ANALOG DIGITAL ARRAY ISSCC DIGEST OF TECHNICAL PAPERS, 1984, 27 : 262 - &
- [4] SUB-100 MU-M2 PNP LOAD MEMORY CELL FOR SUB-NSEC 256 KBIT ECL BIPOLAR RAM NEC RESEARCH & DEVELOPMENT, 1992, 33 (01): : 25 - 31
- [7] Sub-0.25 mu m single N+-polycide gate CMOS technology for 2.5V applications 1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 16 - 17
- [9] POWER OPTIMIZATION OF 2-MU-M TM,HO-YAG LASER IN MONOLITHIC CRYSTAL JAPANESE JOURNAL OF APPLIED PHYSICS PART 2-LETTERS & EXPRESS LETTERS, 1994, 33 (7B): : L1010 - L1011