HIGH-PERFORMANCE LATCHUP-FREE CMOS

被引：1
|
作者：
SANGIORGI, E
SWIRHUN, S
PINTO, M
RAFFERTY, C
SARASWAT, K
DUTTON, R
SWANSON, R
WEEKS, A
机构：
[1] TEXAS INSTRUMENTS INC,DALLAS,TX 75265
[2] VLSI TECH INC,SAN JOSE,CA
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1984年 / 31卷 / 12期
关键词：
D O I：
10.1109/T-ED.1984.21842
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1967 / 1967
页数：1
相关论文
共 50 条
  • [1] LATCHUP-FREE SCHOTTKY-BARRIER CMOS
    SUGINO, M
    AKERS, LA
    REBESCHINI, ME
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (02) : 110 - 118
  • [2] METHODOLOGY FOR LATCHUP-FREE DESIGN IN MERGED BIPMOSS
    NIITSU, Y
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 1994, E77C (10) : 1668 - 1676
  • [3] Latchup-free fully-protected ESD protection circuit for input pad of submicron CMOS ICs
    Ker, MD
    Wu, TS
    [J]. SOLID-STATE ELECTRONICS, 1997, 41 (09) : 1329 - 1336
  • [4] Stacked Low-Voltage PMOS for High-Voltage ESD Protection with Latchup-Free Immunity
    Tang, Kai-Neng
    Liao, Seian-Feng
    Ker, Ming-Dou
    Chiou, Hwa-Chyi
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    [J]. 2015 ASIA-PACIFIC INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (APEMC), 2015, : 325 - 328
  • [5] ESD Protection Design with Latchup-Free Immunity in 120V SOI Process
    Huang, Yi-Jie
    Ker, Ming-Dou
    Huang, Yeh-Jen
    Tsai, Chun-Chien
    Jou, Yeh-Ning
    Lin, Geeng-Lih
    [J]. 2015 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S), 2015,
  • [6] Latchup-free ESD protection design with complementary substrate-triggered SCR devices
    Ker, MD
    Hsu, KC
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2003, 38 (08) : 1380 - 1392
  • [7] A Latchup-Free ESD Power Clamp Circuit with Stacked-Bipolar Devices for High-Voltage Integrated Circuits
    Park, Jae-Young
    Song, Jong-Kyu
    Jang, Chang-Soo
    Kim, San-Hong
    Jung, Won-Young
    Kim, Taek-Soo
    [J]. IEICE TRANSACTIONS ON ELECTRONICS, 2009, E92C (05): : 671 - 675
  • [8] Latchup in CMOS
    Morris, W
    [J]. 41ST ANNUAL PROCEEDINGS: INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2003, : 76 - 84
  • [9] A high-performance CMOS CCII
    Palumbo, G
    Pennisi, S
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2001, 29 (03) : 331 - 336
  • [10] The impact of low-holding-voltage issue in high-voltage CMOS technology and the design of latchup-free power-rail ESD clamp circuit for LCD driver ICs
    Ker, MD
    Lin, KH
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2005, 40 (08) : 1751 - 1759
12345