A CMOS DRAM-CONTROLLER CHIP IMPLEMENTATION

被引：0
|
作者：
POON, TC [1 ]
KERESTES, M [1 ]
FISCHER, RF [1 ]
SAMPSON, GP [1 ]
HWANG, SJ [1 ]
YANG, WJ [1 ]
WILLIS, ML [1 ]
机构：
[1] AT&T BELL LABS,MURRAY HILL,NJ 07974
来源：
IEEE JOURNAL OF SOLID-STATE CIRCUITS | 1987年 / 22卷 / 03期
关键词：
D O I：
10.1109/JSSC.1987.1052756
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：491 / 494
页数：4
相关论文
共 50 条
  • [21] THE CACHE DRAM ARCHITECTURE - A DRAM WITH AN ON-CHIP CACHE MEMORY
    HIDAKA, H
    MATSUDA, Y
    ASAKURA, M
    FUJISHIMA, K
    [J]. IEEE MICRO, 1990, 10 (02) : 14 - 25
  • [22] A tester-on-chip implementation in 0.18μ CMOS utilizing a MEMS interface
    Rashidzadeh, R
    Ahmadi, M
    Miller, WC
    [J]. PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 561 - 564
  • [23] THE EVOLUTION OF IBM CMOS DRAM TECHNOLOGY
    ADLER, E
    DEBROSSE, JK
    GEISSLER, SF
    HOLMES, SJ
    JAFFE, MD
    JOHNSON, JB
    KOBURGER, CW
    LASKY, JB
    LLOYD, B
    MILES, GL
    NAKOS, JS
    NOBLE, WP
    VOLDMAN, SH
    ARMACOST, M
    FERGUSON, R
    [J]. IBM JOURNAL OF RESEARCH AND DEVELOPMENT, 1995, 39 (1-2) : 167 - 188
  • [24] Performance and design of CMOS-DRAM
    Wang, Songmei
    Xu, Jiasheng
    [J]. Ching Hua Ta Hsueh Hsueh Pao/ Journal of Ching Hua University, 1988, 28 (01): : 10 - 17
  • [25] A 1MB CMOS DRAM
    KIRSCH, HC
    CLEMONS, DG
    DAVAR, S
    HARMAN, JE
    HOLDER, CH
    HUNSICKER, WF
    PROCYK, FJ
    STEFANY, JH
    YANEY, DS
    PETRIZZI, JB
    [J]. IEEE INTERNATIONAL SOLID STATE CIRCUITS CONFERENCE, 1985, 28 : 256 - 257
  • [26] ACCELERATE DRAM ACCESSES WITH CONTROLLER MODULE
    BURSKY, D
    [J]. ELECTRONIC DESIGN, 1992, 40 (03) : 47 - &
  • [27] BOOST 68020 SYSTEMS WITH DRAM CONTROLLER
    SPONRING, O
    [J]. ELECTRONIC DESIGN, 1989, 37 (20) : 61 - &
  • [28] AN EXPERIMENTAL 16-MBIT CMOS DRAM CHIP WITH A 100-MHZ SERIAL READ WRITE MODE
    WATANABE, S
    OOWAKI, Y
    ITOH, Y
    SAKUI, K
    NUMATA, K
    FUSE, T
    KOBAYASHI, T
    TSUCHIDA, K
    CHIBA, M
    HARA, T
    OHTA, M
    HORIGUCHI, F
    HIEDA, K
    NITAYAMA, A
    HAMAMOTO, T
    OHUCHI, K
    MASUOKA, F
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (03) : 763 - 770
  • [29] DRAM CONTROLLER HELPS SCRUB ERRORS
    MADEWELL, J
    [J]. ELECTRONIC PRODUCTS MAGAZINE, 1984, 27 (08): : 88 - 92
  • [30] Skinflint DRAM System: Minimizing DRAM Chip Writes for Low Power
    Lee, Yebin
    Kim, Soontae
    Hong, Seokin
    Lee, Jongmin
    [J]. 19TH IEEE INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE (HPCA2013), 2013, : 25 - 34
12345