BIPOLAR PROCESS YIELDS LOW-POWER ECL

被引：0

作者：

BURSKY, D

机构：

来源：

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：37 / 38

页数：2

共 50 条

[1] CREATING LOW-POWER BIPOLAR ECL AT VLSI DENSITIES
WILSON, G
VLSI SYSTEMS DESIGN, 1986, 7 (05): : 84 - 86
[2] LOW-POWER ECL PROCESS CUTS GATE DELAY
BURSKY, D
ELECTRONIC DESIGN, 1989, 37 (10) : 32 - 32
[3] A LOW-POWER BIPOLAR ECL STANDARD CELL LIBRARY UTILIZING A NOVEL DESIGN METHODOLOGY AND COMPLEMENTARY BIPOLAR DRIVER
PHAM, P
KAWAMOTO, E
DAVIS, G
SPANGLER, L
PROCEEDINGS OF THE 1989 BIPOLAR CIRCUITS AND TECHNOLOGY MEETING, 1989, : 19 - 22
[4] Low-Power Design Methodology for CML and ECL Circuits
Schrape, Oliver
Appel, Markus
Winkler, Frank
Krstic, Milos
2014 24TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2014,
[5] LOW-POWER BIPOLAR TECHNIQUE BEGETS LOW-POWER LSI LOGIC
XYLANDER, MP
ELECTRONICS, 1972, 45 (16): : 80 - &
[6] HIGH-SPEED LOW-POWER DARLINGTON ECL CIRCUIT
CHUANG, CT
CHIN, K
LU, PF
SHIN, HJ
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1993, 28 (12) : 1374 - 1376
[7] MERGED TRANSISTOR YIELDS LOW-POWER IC
FIELDS, SW
ELECTRONICS-US, 1983, 56 (16): : 54 - +
[8] SIMPLE BIPOLAR PROCESS PRODUCES NEW JFET FOR LOW-POWER ANALOG ICS
GOODENOUGH, F
ELECTRONIC DESIGN, 1982, 30 (15) : 40 - 41
[9] LOW-POWER BIPOLAR TRANSISTOR MEMORY CELLS
HODGES, DA
LEPSELTER, MP
LYNES, DJ
MACDONALD, RW
MACRAE, AU
WAGGENER, HA
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1969, SC 4 (05) : 280 - +
[10] A NEW BREED OF FAST, LOW-POWER BIPOLAR
GOSCH, J
ELECTRONICS-US, 1987, 60 (25): : 42 - +