HIGH-LEVEL SYNTHESIS THROUGH FOLDING OF DATA-FLOW GRAPHS - OPTIMAL INTRA-NODE SCHEDULING

被引：0
|
作者：
ANTOLA, A
DISTANTE, F
MARCHESE, A
机构：
[1] UNIV PAVIA,DIPARTIMENTO INFORMAT & SISTEMIST,I-27100 PAVIA,ITALY
[2] POLITECN MILAN,DIPARTIMENTO ELETTRON & INFORMAZ,I-20133 MILAN,ITALY
来源：
MICROPROCESSING AND MICROPROGRAMMING | 1993年 / 39卷 / 2-5期
关键词：
D O I：
10.1016/0165-6074(93)90063-Q
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
The work here presented provides a new methodology in determining the optimal scheduling of activities within nodes of a Data Flow Graph which has been folded during the high level synthesis process. Due to the iterations of the folding process it is absolutely necessary to identify a minimum complexity algorithm for scheduling so to minimize the computing requirements of a CAD tool aiding the designer in the synthesis process.
引用
收藏
页码：89 / 92
页数：4
相关论文
共 39 条
  • [1] A high-level synthesis system for digital signal processing based on enumerating data-flow graphs
    Togawa, N
    Hisaki, T
    Yanagisawa, M
    Ohtsuki, T
    PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, 1998, : 265 - 274
  • [2] HIGH-LEVEL ARCHITECTURAL SYNTHESIS - PRECEDENCE ANALYSIS AND AUTOMATIC CYCLE DETECTION IN DATA-FLOW GRAPHS
    ANTOLA, A
    DISTANTE, F
    MARCHESE, A
    MICROPROCESSING AND MICROPROGRAMMING, 1994, 40 (10-12): : 693 - 696
  • [3] Low-power high-level data-flow synthesis
    Wang, Guanjun
    Zhou, Tao
    2006 INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND SECURITY, PTS 1 AND 2, PROCEEDINGS, 2006, : 976 - 979
  • [4] A Symbolic Methodology for Formal Verification of High-level Data-Flow Synthesis
    Yang, Zhi
    Lv, Chao
    Ma, Guangsheng
    Shao, Jingbo
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 2345 - +
  • [5] Application of symbolic computer algebra in high-level data-flow synthesis
    Peymandoust, A
    De Micheli, G
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2003, 22 (09) : 1154 - 1165
  • [6] DATA-FLOW TRANSFORMATIONS FOR CRITICAL PATH TIME REDUCTION IN HIGH-LEVEL DSP SYNTHESIS
    LUCKE, LE
    PARHI, KK
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1993, 12 (07) : 1063 - 1068
  • [7] MULTIPROCESSOR SYSTEMS PROGRAMMING IN A HIGH-LEVEL DATA-FLOW LANGUAGE
    GAUDIOT, JL
    LEE, LT
    LECTURE NOTES IN COMPUTER SCIENCE, 1987, 258 : 134 - 151
  • [8] A high-level synthesis system for digital signal processing based on data-flow graph enumeration
    Togawa, N
    Hisaki, T
    Yanagisawa, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1998, E81A (12) : 2563 - 2575
  • [9] Automatic High-Level Data-Flow Synthesis and Optimization of Polynomial Datapaths Using Functional Decomposition
    Ghandali, Samaneh
    Alizadeh, Bijan
    Fujita, Masahiro
    Navabi, Zainalabedin
    IEEE TRANSACTIONS ON COMPUTERS, 2015, 64 (06) : 1579 - 1593
  • [10] Max-flow scheduling in high-level synthesis
    Ge, Liangwei
    Chen, Song
    Wakabayashi, Kazutoshi
    Takenaka, Takashi
    Yoshimura, Takeshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2007, E90A (09) : 1940 - 1948
1234