BLOCK PARALLEL PROCESSING OF 2-D DIGITAL SIGNALS

被引：1

|

作者：

MERTZIOS, BG

机构：

来源：

INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS | 1986年 / 14卷 / 03期

关键词：

D O I：

10.1002/cta.4490140304

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

收藏

页码：211 / 228

页数：18

相关论文

共 50 条

[1] PARALLEL AND PIPELINE ARCHITECTURES FOR 2-D BLOCK PROCESSING
AZIMISADJADI, MR
ROSTAMPOUR, AR
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1989, 36 (03): : 443 - 448
[2] 1-D and 2-D signals parallel processing in mixed formats
Pogribny W.A.
Radioelectronics and Communications Systems, 2012, 55 (3) : 115 - 123
[3] Efficient-Block-Processing Parallel Architecture for Multilevel Lifting 2-D DWT
Mohanty, Basant K.
Mahajan, Anurag
JOURNAL OF LOW POWER ELECTRONICS, 2013, 9 (01) : 37 - 44
[4] MULTIPROCESSOR IMPLEMENTATION OF 2-D DENOMINATOR-SEPARABLE DIGITAL-FILTERS USING BLOCK PROCESSING
TAKEBE, T
MURAKAMI, M
HATANAKA, K
KOBAYASHI, S
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 1992, E75A (07) : 846 - 851
[5] BLOCK REALIZATION OF 2-D, IIR DIGITAL-FILTERS
MERTZIOS, BG
SIGNAL PROCESSING, 1984, 7 (02) : 135 - 149
[6] LOGICAL PROCESSING OF DIGITAL SIGNALS WITH PARALLEL RECEPTION
BELOV, PV
IVANOV, GN
ORLOV, VI
TELECOMMUNICATIONS AND RADIO ENGINEERING, 1979, 33-4 (09) : 122 - 124
[7] HOMOGENEOUS VLSI FOR 2-D DIGITAL SIGNAL-PROCESSING
JULLIEN, GA
MILLER, WC
1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1388 - 1391
[8] AN ERROR ANALYSIS FOR 2-D BLOCK IMPLEMENTED DIGITAL-FILTERS
AZIMISADJADI, MR
KING, RA
IEEE TRANSACTIONS ON ACOUSTICS SPEECH AND SIGNAL PROCESSING, 1983, 31 (06): : 1570 - 1573
[9] Variable 2-D FIR digital filter design and parallel implementation
Deng, TB
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 1999, 46 (05): : 631 - 635
[10] Design of 2-D FIR digital filters using a parallel machine
Wysocka-Schillak, F
LARGE-SCALE SCIENTIFIC COMPUTING, 2003, 2907 : 412 - 418

← 1 2 3 4 5 →