MODULARITY BOOSTS VALUE OF LOW-COST LOGIC ANALYZERS

被引：0
|
作者：
MARTIN, SL
机构：
来源：
COMPUTER DESIGN | 1989年 / 28卷 / 24期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：28 / 28
页数：1
相关论文
共 50 条
  • [41] SOFTWARE LOGIC CELLS - FAST, LOW-COST SOLUTION FOR CUSTOM LSI
    CHANT, D
    GREENWOOD, B
    [J]. ELECTRONIC DESIGN, 1981, 29 (26) : 119 - 124
  • [42] A Low-cost Susceptibility Analysis Methodology to Selectively Harden Logic Circuits
    Wali, I.
    Deveautour, B.
    Virazel, A.
    Bosio, A.
    Girard, P.
    Reorda, M. Sonza
    [J]. 2016 21TH IEEE EUROPEAN TEST SYMPOSIUM (ETS), 2016,
  • [43] SYNTHESIS OF PROGRAMMABLE LOGIC-ARRAYS WITH LOW-COST OF TEST DIAGNOSIS
    GORYASHKO, AP
    [J]. ENGINEERING CYBERNETICS, 1984, 22 (02): : 141 - 146
  • [44] A low-cost capacitive personnel detector with fuzzy logic position estimation
    Toth, FN
    Zapico, JA
    Meijer, GCM
    [J]. JOINT CONFERENCE - 1996: IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE & IMEKO TECHNICAL COMMITTEE 7, CONFERENCE PROCEEDINGS, VOLS I AND II: QUALITY MEASUREMENTS: THE INDISPENSABLE BRIDGE BETWEEN THEORY AND REALITY (NO MEASUREMENTS? NO SCIENCE!), 1996, : 1270 - 1274
  • [45] Logic IP for Low-Cost IC Design in Advanced CMOS Nodes
    Isgenc, Mehmet Meric
    Martins, Mayler G. A.
    Zackriya, V. Mohammed
    Pagliarini, Samuel N.
    Pileggi, Larry
    [J]. IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (02) : 585 - 595
  • [46] A Low-Cost Mixed Clock Generator for High Speed Adiabatic Logic
    Zhao, Zhou
    Srivastava, Ashok
    Peng, Lu
    Mohanty, Saraju P.
    [J]. 2016 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2016, : 587 - 590
  • [47] Made in China: the cultural logic of OEMs and the manufacture of low-cost technology
    Hu, Kelly
    [J]. INTER-ASIA CULTURAL STUDIES, 2008, 9 (01) : 27 - 46
  • [48] A Novel Low-Cost Dynamic Logic Reconfigurable Structure Strategy for Low Power Optimization
    Chen, Yu-Guang
    Wen, Wan-Yu
    Wang, Yun-Ting
    Lee, You-Luen
    Chang, Shih-Chieh
    [J]. 2016 21ST ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), 2016, : 250 - 255
  • [49] LOW-COST LOGIC-LEVEL INDICATOR SHOWS HIGH, LOW, AND OPEN CIRCUIT
    ROTH, A
    [J]. ELECTRONIC DESIGN, 1978, 26 (21) : 246 - 246
  • [50] A low-cost variational-Bayes technique for merging mixtures of probabilistic principal component analyzers
    Bruneau, Pierrick
    Gelgon, Marc
    Picarougne, Fabien
    [J]. INFORMATION FUSION, 2013, 14 (03) : 268 - 280
12345