FAST ANALOG MEMORY SYSTEMS

被引:0
|
作者
GUTSMAN, VG
CHAIKOVSKII, OI
机构
来源
关键词
D O I
暂无
中图分类号
TH7 [仪器、仪表];
学科分类号
0804 ; 080401 ; 081102 ;
摘要
引用
收藏
页码:89 / 91
页数:3
相关论文
共 50 条
  • [21] ANALOG SWITCH WITH MEMORY
    NAGARAJ, MS
    ELECTRONICS WORLD & WIRELESS WORLD, 1994, (1698): : 418 - 418
  • [22] ANALOG MEMORY CIRCUIT
    MAZUROV, IB
    SIBIRYAK, YG
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1981, 24 (05) : 1238 - 1241
  • [23] MULTICHANNEL ANALOG MEMORY
    BALAMATOV, NN
    SOTSILENKOV, AA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1978, 21 (01) : 50 - 52
  • [24] Beware of analog effects in pc-board conductors of fast digital systems
    Ayoub, Z
    EDN, 1996, 41 (02) : 115 - &
  • [25] ANALOG VOLTMETER FOR OXYGEN CONCENTRATION MEASUREMENT IN FAST BREEDER SODIUM COOLING SYSTEMS
    BLAHO, D
    JADERNA ENERGIE, 1979, 25 (08): : 313 - 314
  • [26] Fast Channel Estimation in the Transformed Spatial Domain for Analog Millimeter Wave Systems
    Roger, Sandra
    Cobos, Maximo
    Botella-Mascarell, Carmen
    Fodor, Gabor
    IEEE TRANSACTIONS ON WIRELESS COMMUNICATIONS, 2021, 20 (09) : 5926 - 5941
  • [27] PROPOSAL FOR A FAST, ZERO SUPPRESSING CIRCUIT FOR THE DIGITIZATION OF ANALOG PULSES OVER LONG MEMORY TIMES
    BOURGEOIS, F
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1984, 219 (01): : 153 - 159
  • [28] Fast Kohonen Feature Map Associative Memory Using Area Representation for Sequential Analog Patterns
    Midorikawa, Hiroki
    Osa, Yuko
    NEURAL INFORMATION PROCESSING: MODELS AND APPLICATIONS, PT II, 2010, 6444 : 477 - 484
  • [29] Fast Instruction Memory Hierarchy Power Exploration for Embedded Systems
    Kroupis, Nikolaos
    Soudris, Dimitrios
    VLSI-SOC: DESIGN METHODOLOGIES FOR SOC AND SIP, 2010, 313 : 251 - +
  • [30] DUANG: Fast and Lightweight Page Migration in Asymmetric Memory Systems
    Wang, Hao
    Zhang, Jie
    Shridhar, Sharmila
    Park, Gieseo
    Jung, Myoungsoo
    Kim, Nam Sung
    PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE (HPCA-22), 2016, : 481 - 493