A METHODOLOGY FOR CUSTOM VLSI LAYOUT

被引：0
|
作者：
BREUER, MA
KUMAR, A
机构：
来源：
IEEE TRANSACTIONS ON SYSTEMS MAN AND CYBERNETICS | 1983年 / 13卷 / 04期
关键词：
D O I：
10.1109/TSMC.1983.6313133
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
下载
收藏
页码：470 / 475
页数：6
相关论文
共 50 条
  • [1] A METHODOLOGY FOR CUSTOM VLSI LAYOUT
    BREUER, MA
    KUMAR, A
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS, 1983, 30 (06): : 358 - 364
  • [2] A METHODOLOGY FOR CUSTOM VLSI LAYOUT
    BREUER, MA
    KUMAR, A
    IEEE TRANSACTIONS ON AUTOMATIC CONTROL, 1983, 28 (06) : 671 - 677
  • [3] AN ARRAY LAYOUT METHODOLOGY FOR VLSI CIRCUITS
    KRISHNAN, MS
    HAYES, JP
    IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (12) : 1055 - 1067
  • [4] CUSTOM VLSI CIRCUIT LAYOUT ON THE APPLE MACINTOSH.
    Scoles, Kevin J.
    Harvey, John
    Lafredo, Ken
    CoED, 1988, 8 (03): : 20 - 23
  • [5] ARRAY LAYOUT METHODOLOGY FOR VLSI CIRCUITS.
    Krishnan, Musaravakkam S.
    Hayes, John P.
    1600, (C-35):
  • [6] GENERAL HIERARCHICAL AUTOMATIC LAYOUT OF CUSTOM VLSI CIRCUIT MASKS
    PREAS, BT
    GWYN, CW
    JOURNAL OF DESIGN AUTOMATION & FAULT-TOLERANT COMPUTING, 1979, 3 (01): : 41 - 58
  • [7] GENERAL HIERARCHICAL AUTOMATIC LAYOUT OF CUSTOM VLSI CIRCUIT MASKS.
    Preas, B.T.
    Gwyn, C.W.
    Journal of Design Automation & Fault-Tolerant Computing, 1979, 3 : 41 - 58
  • [8] Modified Standard Cell Methodology for VLSI Layout Compaction
    Chavez-Martinez, E. J.
    Chavez-Martinez, M.
    Gurrola-Navarro, M. A.
    2012 9TH INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING, COMPUTING SCIENCE AND AUTOMATIC CONTROL (CCE), 2012,
  • [9] DESIGN METHODOLOGY AND CAD TOOLS FOR FULL-CUSTOM VLSI DESIGN
    DANNEELS, JM
    GUEBELS, PP
    RAHIER, MC
    ELECTRICAL COMMUNICATION, 1986, 60 (3-4): : 196 - 206
  • [10] A VLSI DESIGN DESIGN-SYNTHESIS METHODOLOGY AT THE TRANSISTOR LAYOUT LEVEL
    Bourbakis, Nikolaos
    Mortazavi, M.
    JOURNAL OF INTEGRATED DESIGN & PROCESS SCIENCE, 2005, 9 (03) : 63 - 85
12345