Degradability Enabled Routing for Network-on-Chip Switches

被引：2

作者：

Schley, Gert ^{[1
]}

Radetzki, Martin ^{[1
]}

Kohler, Adan ^{[1
]}

机构：

[1] Univ Stuttgart, Stuttgart, Germany

来源：

IT-INFORMATION TECHNOLOGY | 2010年 / 52卷 / 04期

关键词：

B.4.3 [Hardware: Input/Output and Data Communications: Interconnections (subsystems); B.8.1 [Hardware: Performance and Reliability: Reliability; Testing; and Fault-Tolerance; algorithms; design; performance; networks-on-chip; degradability; routing;

D O I：

10.1524/itit.2010.0592

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Network-on-Chip topologies provide inherent redundancy of communication paths between sources and sinks. By disabling faulty parts and choosing alternative routes, this redundancy can be exploited for preventing packets from being corrupted. In this article we present a formalized and generalized description of adaptive routing algorithms that allow utilizing the remaining functionality of partly defective switches. An example shows that, compared to taking such defective switches offline, a more graceful degradation of communication performance is achieved.

引用

页码：201 / 208

页数：8

共 50 条

[31] Volumetric Degenerative Routing for 3D Network-on-Chip
Bala, Druhin
You, Chao
[J]. 2012 IEEE INTERNATIONAL CONFERENCE ON WIRELESS INFORMATION TECHNOLOGY AND SYSTEMS (ICWITS), 2012,
[32] Shortest Path Routing Algorithm for Hierarchical Interconnection Network-on-Chip
Inam, Omair
Al Khanjari, Sharifa
Vanderbauwhede, Wim
[J]. 10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 409 - 414
[33] DoLaR: Double Layer Routing for Bufferless Mesh Network-on-Chip
Kunthara, Rose George
Neethu, K.
James, Rekha K.
Sleeba, Simi Zerine
Jose, John
[J]. PROCEEDINGS OF THE 2019 IEEE REGION 10 CONFERENCE (TENCON 2019): TECHNOLOGY, KNOWLEDGE, AND SOCIETY, 2019, : 400 - 405
[34] An improved hybrid network-on-chip with flexible topology and frugal routing
Ijaz, Qaiser
Bourennane, El-Bay
[J]. JOURNAL OF ENGINEERING-JOE, 2024, 2024 (06):
[35] Simple Oblivious Routing Method to Balance Load in Network-on-Chip
Guan, Jiao
Cai, Jueping
Xie, Ruilian
Wang, Yequn
Lai, Jinzhi
[J]. IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2021, E104D (10) : 1749 - 1752
[36] Efficient routing in network-on-chip for 3D topologies
Silva Junior, Luneque
Nedjah, Nadia
Mourelle, Luiza De Macedo
[J]. INTERNATIONAL JOURNAL OF ELECTRONICS, 2015, 102 (10) : 1695 - 1712
[37] Adaptive Routing Algorithms for Lifetime Reliability Optimization in Network-on-Chip
Wang, Liang
Wang, Xiaohang
Mak, Terrence
[J]. IEEE TRANSACTIONS ON COMPUTERS, 2016, 65 (09) : 2896 - 2902
[38] Routing Aware and Runtime Detection for Infected Network-on-Chip Routers
Daoud, Luka
Rafla, Nader
[J]. 2018 IEEE 61ST INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2018, : 775 - 778
[39] Throughput Considerations of Fault-Tolerant Routing in Network-on-Chip
Rezazadeh, Arshin
Fathy, Mahmood
[J]. CONTEMPORARY COMPUTING, PROCEEDINGS, 2009, 40 : 81 - 92
[40] Conjoined Irregular Topology and Routing Table Generation for Network-on-Chip
Choudhary, Naveen
Gaur, M. S.
Laxmi, V.
Singh, Virendra
[J]. 2009 ANNUAL IEEE INDIA CONFERENCE (INDICON 2009), 2009, : 442 - +

← 1 2 3 4 5 →