A REGULAR FAULT-TOLERANT ARCHITECTURE FOR INTERCONNECTION NETWORKS

被引：0
|
作者：
HAWKES, LW
机构：
来源：
IEEE TRANSACTIONS ON COMPUTERS | 1985年 / 34卷 / 07期
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
引用
收藏
页码：677 / 680
页数：4
相关论文
共 50 条
  • [41] On fault-tolerant embedding of Hamiltonian circuits in line digraph interconnection networks
    Viswanathan, S
    Czabarka, E
    Sengupta, A
    [J]. INFORMATION PROCESSING LETTERS, 1996, 57 (05) : 265 - 271
  • [42] Adaptive message routing in a class of fault-tolerant multistage interconnection networks
    Zhou, YQ
    Min, YH
    [J]. COMPUTERS & ELECTRICAL ENGINEERING, 1997, 23 (04) : 239 - 247
  • [43] A FAULT-TOLERANT ROUTING ALGORITHM FOR BPC PERMUTATIONS ON MULTISTAGE INTERCONNECTION NETWORKS
    NASSIMI, D
    [J]. PROCEEDINGS OF THE 1989 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, VOL 1: ARCHITECTURE, 1989, : I278 - I287
  • [44] Reliability Analysis of Fault-Tolerant Bus-Based Interconnection Networks
    Bistouni, Fathollah
    Jahanshahi, Mohsen
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2016, 32 (05): : 541 - 568
  • [45] Fault-tolerant routing analysis of two classes of multistage interconnection networks
    Salloum, SN
    [J]. 2003 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS, AND SIGNAL PROCESSING, VOLS 1 AND 2, CONFERENCE PROCEEDINGS, 2003, : 197 - 200
  • [46] A novel scheme to improve fault-tolerant capabilities of multistage interconnection networks
    Imad Mahgoub
    Chien-Jen Huang
    [J]. Telecommunication Systems, 1998, 10 : 45 - 66
  • [47] Performance comparison of a number of reliable and fault-tolerant Hierarchical Interconnection Networks
    Abd-El-Barr, Mostafa
    [J]. PROCEEDINGS OF THE 18TH IASTED INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING AND SYSTEMS, 2006, : 12 - 17
  • [48] FAULT-TOLERANT AND FLEXIBLE INTERCONNECTION OF MULTIPLE PROCESSORS
    DAS, PK
    FAY, DQM
    [J]. INFORMATION PROCESSING LETTERS, 1988, 28 (05) : 259 - 268
  • [49] THE POLYBUS - A FLEXIBLE AND FAULT-TOLERANT MULTIPROCESSOR INTERCONNECTION
    MANNER, R
    DELUIGI, B
    SAALER, W
    SAUER, T
    WALTER, PV
    [J]. INTERFACES IN COMPUTING, 1984, 2 (01): : 45 - 68
  • [50] A FAULT-TOLERANT MULTITRANSPUTER ARCHITECTURE
    KUMAR, RK
    SINHA, SK
    PATNAIK, LM
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (02) : 75 - 81
12345