共 50 条
- [1] KEYNOTE ADDRESS - MULTICHIP MODULE TECHNOLOGY [J]. AMERICAN CERAMIC SOCIETY BULLETIN, 1982, 61 (08): : 806 - 806
- [3] THE HOW AND WHY OF MULTICHIP-MODULE TESTING [J]. EE-EVALUATION ENGINEERING, 1994, 33 (09): : 94 - &
- [4] ANALYZING MULTICHIP-MODULE TESTING STRATEGIES [J]. IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (01): : 40 - 52
- [5] SMART-SUBSTRATE MULTICHIP-MODULE SYSTEMS [J]. IEEE DESIGN & TEST OF COMPUTERS, 1994, 11 (02): : 64 - 73
- [6] THE MULTICHIP-MODULE AS A BOARD-LEVEL PACKAGE [J]. JOM-JOURNAL OF THE MINERALS METALS & MATERIALS SOCIETY, 1995, 47 (06): : 27 - 30
- [7] POWER CYCLING AND STRESS VARIATION IN A MULTICHIP-MODULE [J]. IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY PART B-ADVANCED PACKAGING, 1995, 18 (02): : 388 - 395
- [10] 3-DIMENSIONAL MODELING OF MULTICHIP-MODULE INTERCONNECTS [J]. IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1993, 16 (07): : 699 - 704