A 2-GS/s 6-bit self-calibrated flash ADC

被引：2

作者：

Zhang Youtao ^{[1
]}

Li Xiaopeng ^{[2
]}

Zhang Min ^{[2
]}

Liu Ao ^{[2
]}

Chen Chen ^{[1
]}

机构：

[1] Nanjing Elect Devices Inst, Natl Key Lab Monolith Integrated Circuits & Modul, Nanjing 210016, Jiangsu, Peoples R China

[2] Nanjing Elect Devices Inst, Nanjing 210016, Jiangsu, Peoples R China

来源：

JOURNAL OF SEMICONDUCTORS | 2010年 / 31卷 / 09期

关键词：

analog-to-digital conversion; offset averaging; flash; interpolation; calibration;

D O I：

10.1088/1674-4926/31/9/095013

中图分类号：

O469 [凝聚态物理学];

学科分类号：

070205 ;

摘要：

A single channel 2-GS/s 6-bit ADC with cascade resistive averaging and self foreground calibration is demonstrated in 0.18-mu m CMOS. The calibration method based on DAC trimming improves the linearity and dynamic performance further. The peak DNL and INL are measured as 0.34 and 0.22 LSB, respectively. The SNDR and SFDR have achieved 36.5 and 45.9 dB, respectively, with 1.22 MHz input signal and 2 GS/s. The proposed ADC, including on-chip track-and-hold amplifiers and clock buffers, consumes 570 mW from a single 1.8 V supply while operating at 2 GS/s

引用

页数：5

共 50 条

[21] A TIQ based 6-bit 8 Gs/s time interleaved ADC design
Tangel, Ali
Yurekli, Lutfiye Busra
Aytar, Oktay
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 113 (02) : 211 - 221
[22] A TIQ based 6-bit 8 Gs/s time interleaved ADC design
Ali Tangel
Lutfiye Busra Yurekli
Oktay Aytar
Analog Integrated Circuits and Signal Processing, 2022, 113 : 211 - 221
[23] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
Sundstrom, Timmy
Alvandpour, Atila
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2010, 64 (03) : 215 - 222
[24] A 6-bit 2.5-GS/s flash ADC using comparator redundancy for low power in 90 nm CMOS
Timmy Sundström
Atila Alvandpour
Analog Integrated Circuits and Signal Processing, 2010, 64 : 215 - 222
[25] A 6-Bit 20 GS/s Time-Interleaved Two-Step Flash ADC in 40 nm CMOS
Oh, Dong-Ryeol
ELECTRONICS, 2022, 11 (19)
[26] A novel online offset-cancellation mechanism in a low-power 6-bit 2GS/s flash-ADC
Abdollah Amini
Ali Baradaranrezaeii
Mina Hassanzadazar
Analog Integrated Circuits and Signal Processing, 2019, 99 : 219 - 229
[27] A New Architecture of Thermometer to Binary Decoder in a Low-Power 6-bit 1.5GS/s Flash ADC
Keyhanazar, Mohammad
Kalami, Arash
Amini, Abdollah
PROCEEDINGS OF 2020 27TH INTERNATIONAL CONFERENCE ON MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEM (MIXDES), 2020, : 65 - 68
[28] A power scalable 6-bit 1.2GS/s flash ADC with power on/off Track-and-Hold and preamplifier
Wei, He-Gong
Chio, U-Fat
Zhu, Yan
Sin, Sai-Weng
Seng-Pan, U.
Martins, R. P.
PROCEEDINGS OF 2008 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-10, 2008, : 5 - +
[29] A novel online offset-cancellation mechanism in a low-power 6-bit 2GS/s flash-ADC
Amini, Abdollah
Baradaranrezaeii, Ali
Hassanzadazar, Mina
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2019, 99 (02) : 219 - 229
[30] A 6-Bit 800MS/s Flash ADC in 0.35μm CMOS
Ghasemzadeh, Mehdi
Soltani, Arefeh
Akbari, Amin
Hadidi, Khayrollah
2015 22ND INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS & SYSTEMS (MIXDES), 2015, : 234 - 238

← 1 2 3 4 5 →