Suffix Array Performance Analysis for Multi-Core Platforms

被引:0
|
作者
Gil-Costa, Veronica [1 ,2 ]
Ochoa, Cesar [1 ]
Printista, A. Marcela [1 ,2 ]
机构
[1] Univ San Luis, LIDIC, San Luis, Argentina
[2] Consejo Nacl Invest Cient & Tecn, Buenos Aires, DF, Argentina
来源
COMPUTACION Y SISTEMAS | 2013年 / 17卷 / 03期
关键词
Multi-core; suffix array;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Performance analysis helps to understand how a particular invocation of an algorithm executes. Using the information provided by specific tools like the profiler tool Perf or the Performance Application Programming Interface (PAPI), the performance analysis process provides a bridging relationship between the algorithm execution and processor events according to the metrics defined by the developer. It is also useful to find performance limitations which depend exclusively on the code. Furthermore, to change an algorithm in order to optimize the code requires more than understanding of the obtained performance. It requires understanding the problem being solved. In this work we evaluate the performance achieved by a suffix array over a 32-core platform. Suffix arrays are efficient data structures for solving complex queries in a number of applications related to text databases, for instance, biological databases. We perform experiments to evaluate hardware features directly aimed to parallelize computation. Moreover, according to the results obtained by the performance evaluation tools, we propose an optimization technique to improve the use of the cache memory. In particular, we aim to reduce the number of cache memory replacement performed each time a new query is processed.
引用
收藏
页码:391 / 399
页数:9
相关论文
共 50 条
  • [41] The Multi-Resource Server for Predictable Execution on Multi-core Platforms
    Inam, Rafia
    Mahmud, Nesredin
    Behnam, Moris
    Nolte, Thomas
    Sjodin, Mikael
    [J]. 2014 IEEE 20TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2014, : 1 - 11
  • [42] An Asymptotic Performance/Energy Analysis and Optimization of Multi-core Architectures
    Lee, Jeong-Gun
    Jung, Eungu
    Shin, Wook
    [J]. DISTRIBUTED COMPUTING AND NETWORKING, 2009, 5408 : 85 - +
  • [43] Analysis of COMSOL Multiphysics Parallel Performance on a multi-core system
    Ionescu, Valeriu Manuel
    Cazacu, Dumitru
    [J]. 2016 INTERNATIONAL CONFERENCE ON APPLIED AND THEORETICAL ELECTRICITY (ICATE), 2016,
  • [44] Design and performance analysis of an interconnect interface for multi-core microprocessor
    Zhou, Hong-Wei
    Deng, Rang-Yu
    Dou, Qiang
    Qi, Shu-Bo
    Shen, Chang-Yun
    [J]. Guofang Keji Daxue Xuebao/Journal of National University of Defense Technology, 2010, 32 (04): : 94 - 99
  • [45] GRec: Automatic Computation of Reconfiguration Graphs for Multi-core Platforms
    Durrieu, Guy
    Pagetti, Claire
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2019, 18 (05)
  • [46] Ensuring Confidentiality and Integrity of Multimedia Data on Multi-core Platforms
    Lee, Eunji
    Lee, Sungju
    Chung, Yongwha
    Cho, Hyeonjoong
    Pan, Sung Bum
    [J]. ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 2, PROCEEDINGS, 2010, 6082 : 42 - +
  • [47] Improving the scalability of a symmetric iterative eigensolver for multi-core platforms
    Aktulga, Hasan Metin
    Yang, Chao
    Ng, Esmond G.
    Maris, Pieter
    Vary, James P.
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2014, 26 (16): : 2631 - 2651
  • [48] Mapping of Periodic Tasks in Reconfigurable Heterogeneous Multi-core Platforms
    Gammoudi, Aymen
    Chillet, Daniel
    Khalgui, Mohamed
    Benzina, Adel
    [J]. PROCEEDINGS OF THE 13TH INTERNATIONAL CONFERENCE ON EVALUATION OF NOVEL APPROACHES TO SOFTWARE ENGINEERING, 2018, : 99 - 110
  • [49] Parallel Implementation of Iterative Learning Controllers on Multi-core Platforms
    Haghi, Mojtaba
    Yao, Yusheng
    Goswami, Dip
    Goossens, Kees
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1704 - 1709
  • [50] Real-time embedded software for multi-core platforms
    Hsu, Ching-Hsien
    [J]. JOURNAL OF SYSTEMS ARCHITECTURE, 2014, 60 (03) : 245 - 246