Suffix Array Performance Analysis for Multi-Core Platforms

被引:0
|
作者
Gil-Costa, Veronica [1 ,2 ]
Ochoa, Cesar [1 ]
Printista, A. Marcela [1 ,2 ]
机构
[1] Univ San Luis, LIDIC, San Luis, Argentina
[2] Consejo Nacl Invest Cient & Tecn, Buenos Aires, DF, Argentina
来源
COMPUTACION Y SISTEMAS | 2013年 / 17卷 / 03期
关键词
Multi-core; suffix array;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Performance analysis helps to understand how a particular invocation of an algorithm executes. Using the information provided by specific tools like the profiler tool Perf or the Performance Application Programming Interface (PAPI), the performance analysis process provides a bridging relationship between the algorithm execution and processor events according to the metrics defined by the developer. It is also useful to find performance limitations which depend exclusively on the code. Furthermore, to change an algorithm in order to optimize the code requires more than understanding of the obtained performance. It requires understanding the problem being solved. In this work we evaluate the performance achieved by a suffix array over a 32-core platform. Suffix arrays are efficient data structures for solving complex queries in a number of applications related to text databases, for instance, biological databases. We perform experiments to evaluate hardware features directly aimed to parallelize computation. Moreover, according to the results obtained by the performance evaluation tools, we propose an optimization technique to improve the use of the cache memory. In particular, we aim to reduce the number of cache memory replacement performed each time a new query is processed.
引用
收藏
页码:391 / 399
页数:9
相关论文
共 50 条
  • [1] Understanding the Performance of Multi-core Platforms
    Srinivas, V. V.
    Ramasubramaniam, N.
    [J]. COMPUTER NETWORKS AND INFORMATION TECHNOLOGIES, 2011, 142 : 22 - 26
  • [2] I/O scheduling and performance analysis on multi-core platforms
    Liu, Zhaobin
    Qu, Wenyu
    Li, Haitao
    Ruan, Min
    Zhou, Wanlei
    [J]. CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2009, 21 (10): : 1405 - 1417
  • [3] Migrating OpenDPI to Multi-core Platforms for Performance Enhancement
    Le, Ying
    Huang, Leijun
    [J]. 2013 FOURTH WORLD CONGRESS ON SOFTWARE ENGINEERING (WCSE), 2013, : 251 - 256
  • [4] Performance Estimation of Program Partitions on Multi-core Platforms
    Michalska, M.
    Ahmad, J. J.
    Bezati, E.
    Casale-Brunet, S.
    Mattavelli, M.
    [J]. PROCEEDINGS OF 2016 26TH INTERNATIONAL WORKSHOP ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2016, : 1 - 8
  • [5] Performance analysis and evaluation of mellanox ConnectX InfiniBand architecture with multi-core platforms
    Sur, Sayantan
    Koop, Matthew J.
    Chai, Lei
    Panda, Dhabaleswar K.
    [J]. 15TH ANNUAL IEEE SYMPOSIUM ON HIGH-PERFORMANCE INTERCONNECTS, PROCEEDINGS, 2007, : 125 - +
  • [6] A framework for memory contention analysis in multi-core platforms
    Dasari, Dakshina
    Nelis, Vincent
    Akesson, Benny
    [J]. REAL-TIME SYSTEMS, 2016, 52 (03) : 272 - 322
  • [7] A Unified WCET Analysis Framework for Multi-core Platforms
    Chattopadhyay, Sudipta
    Kee, Chong Lee
    Roychoudhury, Abhik
    Kelter, Timon
    Marwedel, Peter
    Falk, Heiko
    [J]. 2012 IEEE 18TH REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM (RTAS), 2012, : 99 - 108
  • [8] Complexity Analysis of HEVC Decoding for Multi-core Platforms
    Cordeiro, Paulo J.
    Assuncao, Pedro
    Gomez-Pulido, Juan A.
    [J]. COMPUTER AIDED SYSTEMS THEORY - EUROCAST 2015, 2015, 9520 : 502 - 509
  • [9] A framework for memory contention analysis in multi-core platforms
    Dakshina Dasari
    Vincent Nelis
    Benny Akesson
    [J]. Real-Time Systems, 2016, 52 : 272 - 322
  • [10] Trace-Driven Performance Estimation of Multi-core Platforms
    Kim, Kyoungwon
    Gajski, Daniel D.
    [J]. 2014 IEEE 57TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2014, : 627 - 630