DESIGN OF GAAS 1K BIT STATIC RAM

被引：6
|
作者：
INO, M
TOGASHI, M
HIRAYAMA, M
KURUMADA, K
OHMORI, M
机构：
来源：
IEEE TRANSACTIONS ON ELECTRON DEVICES | 1984年 / 31卷 / 09期
关键词：
D O I：
10.1109/T-ED.1984.21677
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：1139 / 1144
页数：6
相关论文
共 50 条
  • [41] The sub $1K computer
    Hancock, B
    COMPUTERS & SECURITY, 1998, 17 (01) : 7 - 8
  • [42] CFHTIR: 1k x 1k NIR spectro-imaging camera for the CFHT
    Starr, B
    Doyon, R
    Beuzit, JL
    Vallee, P
    Calder, R
    Eriksen, J
    Cuillandre, JC
    Grundseth, B
    Barrick, G
    Ward, J
    Knight, W
    Nadeau, D
    OPTICAL AND IR TELESCOPE INSTRUMENTATION AND DETECTORS, PTS 1 AND 2, 2000, 4008 : 999 - 1009
  • [43] Development of a 1K x 1K, 8-12 μm QWIP array
    Jhabvala, M.
    Choi, K. K.
    Monroy, C.
    La, A.
    INFRARED PHYSICS & TECHNOLOGY, 2007, 50 (2-3) : 234 - 239
  • [44] DESIGN AND PERFORMANCE OF 2 1K COMOS SOS HARDENED RAMS
    BRUCKER, GJ
    CARACCIOLO, GT
    GEHWEILER, WF
    HEAGERTY, WF
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1983, 30 (03) : 1920 - 1925
  • [45] A 2K BY 8-BIT STATIC MOS RAM WITH A NEW MEMORY CELL STRUCTURE
    OHZONE, T
    HIRAO, T
    TSUJI, K
    HORIUCHI, S
    TAKAYANAGI, S
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1980, 15 (02) : 201 - 205
  • [46] BREAK THE 1K BARRIER
    MEARS, T
    MICROCOMPUTING, 1983, 7 (03): : 82 - 83
  • [47] ATOMIC DEUTERIUM AT 1K
    REYNOLDS, MW
    HAYDEN, ME
    HARDY, WN
    PHYSICA B, 1990, 165 : 741 - 742
  • [48] CONSIDER STATIC-RAM CACHE MEMORY FOR 32-BIT MU-C DESIGN
    KUMAR, VS
    EDN, 1987, 32 (12) : 187 - 192
  • [49] IMPACT OF BIT DESIGN PARAMETERS ON SYSTEMS RAM
    SHAO, JJ
    LAMBERSON, LR
    RELIABILITY ENGINEERING & SYSTEM SAFETY, 1988, 23 (03) : 219 - 246
  • [50] AN ECL-COMPATIBLE GAAS-MESFET 1-KBIT STATIC RAM
    MCLEVIGE, WV
    CHANG, CTM
    TADDIKEN, AH
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (02) : 262 - 267
12345