DESIGN OF GAAS 1K BIT STATIC RAM

被引：6

作者：

INO, M

TOGASHI, M

HIRAYAMA, M

KURUMADA, K

OHMORI, M

机构：

来源：

关键词：

D O I：

10.1109/T-ED.1984.21677

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

引用

页码：1139 / 1144

页数：6

共 50 条

[1] 4-BIT MICROCONTROLLER SUPPORTS 16 KBYTES OF EPROM AND 1K NIBBLES OF STATIC RAM
WEISS, R
EDN, 1992, 37 (02) : 96 - &
[2] A GAAS 1K STATIC RAM USING TUNGSTEN SILICIDE GATE SELF-ALIGNED TECHNOLOGY
YOKOYAMA, N
OHNISHI, T
ONODERA, H
SHINOKI, T
SHIBATOMI, A
ISHIKAWA, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1983, 18 (05) : 520 - 524
[3] LOW POWER 1K multiplied by 8 STATIC RAM.
Leach, George
Technology Review, 1979,
[4] A GAAS 1K STATIC RAM USING TUNSTEN-SILICIDE GATE SELF-ALIGNMENT TECHNOLOGY
YOKOYAMA, N
OHNISHI, T
ONODERA, H
SHINOKI, T
SHIBATOMI, A
ISHIKAWA, H
ISSCC DIGEST OF TECHNICAL PAPERS, 1983, 26 : 44 - &
[5] GAAS 256-BIT STATIC RAM
OHWADA, K
INO, M
MIZUTANI, T
ASAI, K
ELECTRONICS LETTERS, 1982, 18 (07) : 299 - 300
[6] DYNAMIC 4096-BIT RAM CHALLENGES 1K CHIPS AND CORE
PAUL, J
SCHLAGET.J
ELECTRONIC PRODUCTS MAGAZINE, 1973, 15 (10): : 77 - 79
[7] DYNAMIC MEMORY OF 1K BIT
VALDERRAMA, E
RAMOS, R
AGUILO, J
DESCHAMPS, JP
REVISTA DE INFORMATICA Y AUTOMATICA, 1986, 19 (01): : 57 - 61
[8] GAAS STATIC RAM DESIGN AND PERFORMANCE
INO, M
OHMORI, M
HIRAYAMA, M
REVIEW OF THE ELECTRICAL COMMUNICATIONS LABORATORIES, 1985, 33 (01): : 105 - 114
[9] A 1K SHADOW RAM FOR CIRCUMVENTION APPLICATIONS
MURRAY, JR
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 1991, 38 (06) : 1403 - 1409
[10] A 3-NS GAAS 4KX1-BIT STATIC RAM
YOKOYAMA, N
ONODERA, H
SHINOKI, T
OHNISHI, H
NISHI, H
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1985, 32 (09) : 1797 - 1801