DUAL BUSES, CACHE MEMORY, AND FLOATING-POINT MATH LIFT 32-BIT CHIP SET TO 5-MIPS

被引：0
|
作者：
BURSKY, D
机构：
来源：
ELECTRONIC DESIGN | 1985年 / 33卷 / 23期
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
引用
收藏
页码：41 / 42
页数：2
相关论文
共 36 条
  • [1] 32-BIT FLOATING-POINT MATH
    WILLIAMS, A
    [J]. DR DOBBS JOURNAL, 1993, 18 (06): : 70 - &
  • [2] TRADE MEMORY MANAGEMENT FOR FLOATING-POINT MATH ON 32-BIT MICROPROCESSORS
    BURSKY, D
    [J]. ELECTRONIC DESIGN, 1985, 33 (29) : 54 - 54
  • [3] 32-BIT FLOATING-POINT DSP PROCESSORS
    WEISS, B
    [J]. EDN, 1991, 36 (23) : 126 - &
  • [4] A 32-bit Decimal Floating-Point Logarithmic Converter
    Chen, Dongdong
    Zhang, Yu
    Choi, Younhee
    Lee, Moon Ho
    Ko, Seok-Bum
    [J]. ARITH: 2009 19TH IEEE INTERNATIONAL SYMPOSIUM ON COMPUTER ARITHMETIC, 2009, : 195 - +
  • [5] MIPS CHIP SET BREAKS MOS FLOATING-POINT RECORD
    COLE, BC
    [J]. ELECTRONICS, 1987, 60 (17): : 83 - 84
  • [6] 32-BIT FLOATING-POINT - THE BIRTH PANGS OF A NEW GENERATION
    MCLEOD, J
    [J]. ELECTRONICS, 1989, 62 (04): : 71 - 74
  • [7] 32-BIT RISC CHIP RIPS THROUGH 5 MIPS
    OHR, S
    [J]. ELECTRONIC DESIGN, 1986, 34 (05) : 27 - 28
  • [8] MICROPROCESSOR BRINGS FLOATING-POINT CAPABILITY TO 32-BIT MARKET
    MARRIN, K
    [J]. COMPUTER DESIGN, 1986, 25 (09): : 31 - &
  • [9] MIPS-X - A 20-MIPS PEAK, 32-BIT MICROPROCESSOR WITH ON-CHIP CACHE
    HOROWITZ, M
    CHOW, P
    STARK, D
    SIMONI, RT
    SALZ, A
    PRZYBYLSKI, S
    HENNESSY, J
    GULAK, G
    AGARWAL, A
    ACKEN, JM
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1987, 22 (05) : 790 - 799
  • [10] 32-BIT DATA-PATH CHIP HERALDS NEXT GENERATION OF FLOATING-POINT TASKS
    SING, YW
    OXAAL, J
    CHU, G
    [J]. ELECTRONIC DESIGN, 1986, 34 (12) : 187 - &
1234