Parallel Implementation of Xvid Decoder on Multi-Core

被引:0
|
作者
Liu, Ying [1 ]
Gao, Fuxiang [1 ]
Wang, Shiyuan [1 ]
机构
[1] Northeastern Univ, Coll Informat Sci & Engn, Shenyang 110819, Peoples R China
关键词
Parallelization; TBB; Multi-core; Xvid Decoder;
D O I
10.4304/jcp.7.7.1639-1646
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
With rapid development of multimedia technology, performance of computers is changing constantly. Today even the most ordinary computers have already equipped with multi-core processors. At the same time, high-quality videos have become main requirement of customers. Therefore it is a serious problem how to make video codec process a large number of video data efficiently on multi-core processors. It is a good way to develop the software which is compatible with multi-core. But most video codec has been already designed and developed for single-core processors. So it's a good idea to transform the current sequential program into the parallel one by the parallelization runtime library. In this paper we choose Intel isomorphic quad-core processor as hardware platform, Linux as OS, and use Intel parallel runtime library TBB to transform the decoder. The transformation includes that Loop parallelization, memory parallelization, data parallelization, pipeline parallelization and task-level parallelization. Then, for testing, sequential program and parallel one run on the same environment respectively, and the final results show that after parallelization the performance has improved significantly.
引用
收藏
页码:1639 / 1646
页数:8
相关论文
共 50 条
  • [1] Design of parallel HEVC decoder based on Multi-core platform
    Fang, Di
    Hu, Dong
    [J]. WIRELESS COMMUNICATION AND SENSOR NETWORK, 2016, : 1003 - 1009
  • [2] A Parallel SPH Implementation on Multi-Core CPUs
    Ihmsen, Markus
    Akinci, Nadir
    Becker, Markus
    Teschner, Matthias
    [J]. COMPUTER GRAPHICS FORUM, 2011, 30 (01) : 99 - 112
  • [3] Parallel Implementation of Genetic Algorithms on Multi-Core PCs
    Ince, Kenan
    Karci, Ali
    [J]. ICECCO'12: 9TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTER AND COMPUTATION, 2012, : 275 - 278
  • [4] Parallel Implementation of Iterative Learning Controllers on Multi-core Platforms
    Haghi, Mojtaba
    Yao, Yusheng
    Goswami, Dip
    Goossens, Kees
    [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1704 - 1709
  • [5] A Turbo Decoder Implementation for LTE Downlink Mapped on a Multi-Core Processor Platform
    Zhang, Qing
    Yu, Xueqiu
    Yu, Zhiyi
    Zeng, Xiaoyang
    [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
  • [6] A practical parallel implementation for TDLMS image filter on multi-core processor
    Devrim Akgün
    [J]. Journal of Real-Time Image Processing, 2017, 13 : 249 - 260
  • [7] A practical parallel implementation for TDLMS image filter on multi-core processor
    Akgun, Devrim
    [J]. JOURNAL OF REAL-TIME IMAGE PROCESSING, 2017, 13 (02) : 249 - 260
  • [8] MULTI-CORE SOFTWARE ARCHITECTURE FOR THE SCALABLE HEVC DECODER
    Hamidouche, Wassim
    Raulet, Mickael
    Deforges, Olivier
    [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2014,
  • [9] Beyond Gbps Turbo Decoder on Multi-Core CPUs
    Cassagne, Adrien
    Tonnellier, Hibaud
    Leroux, Camille
    Le Gal, Bertrand
    Aumage, Olivier
    Barthou, Denis
    [J]. 2016 9TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND ITERATIVE INFORMATION PROCESSING (ISTC), 2016, : 136 - 140
  • [10] Multi-core Parallel of Photon Mapping
    He, Huaiqing
    Wang, Tianbao
    Xu, Qing
    Xing, Yaoyu
    [J]. VISUAL INFORMATION COMMUNICATION, 2010, : 365 - +