共 50 条
- [1] Design of parallel HEVC decoder based on Multi-core platform [J]. WIRELESS COMMUNICATION AND SENSOR NETWORK, 2016, : 1003 - 1009
- [2] A Parallel SPH Implementation on Multi-Core CPUs [J]. COMPUTER GRAPHICS FORUM, 2011, 30 (01) : 99 - 112
- [3] Parallel Implementation of Genetic Algorithms on Multi-Core PCs [J]. ICECCO'12: 9TH INTERNATIONAL CONFERENCE ON ELECTRONICS, COMPUTER AND COMPUTATION, 2012, : 275 - 278
- [4] Parallel Implementation of Iterative Learning Controllers on Multi-core Platforms [J]. PROCEEDINGS OF THE 2020 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2020), 2020, : 1704 - 1709
- [5] A Turbo Decoder Implementation for LTE Downlink Mapped on a Multi-Core Processor Platform [J]. 2013 IEEE 10TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2013,
- [6] A practical parallel implementation for TDLMS image filter on multi-core processor [J]. Journal of Real-Time Image Processing, 2017, 13 : 249 - 260
- [8] MULTI-CORE SOFTWARE ARCHITECTURE FOR THE SCALABLE HEVC DECODER [J]. 2014 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2014,
- [9] Beyond Gbps Turbo Decoder on Multi-Core CPUs [J]. 2016 9TH INTERNATIONAL SYMPOSIUM ON TURBO CODES AND ITERATIVE INFORMATION PROCESSING (ISTC), 2016, : 136 - 140