A CURRENT-MODE CELLULAR NEURAL-NETWORK IMPLEMENTATION

被引：27
|
作者：
VARRIENTOS, JE [1 ]
SANCHEZSINENCIO, E [1 ]
RAMIREZANGULO, J [1 ]
机构：
[1] NEW MEXICO STATE UNIV, DEPT ELECT & COMP ENGN, LAS CRUCES, NM 88003 USA
来源：
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS | 1993年 / 40卷 / 03期
关键词：
D O I：
10.1109/82.222813
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A compact and efficient current-mode circuit implementation for a cellular neural network is presented. The implementation presented consists of current amplifiers, simple current mirrors, simple current sources and transconductors. Experimental results from first generation CMOS monolithic prototypes with fixed connection weights show the feasibility of the proposed implementation by successfully performing edge detection and noise removal image processing.
引用
收藏
页码：147 / 155
页数：9
相关论文
共 50 条
  • [41] Feedback linearization of active magnetic bearings: Current-mode implementation
    Chen, M
    Knospe, CR
    [J]. IEEE-ASME TRANSACTIONS ON MECHATRONICS, 2005, 10 (06) : 632 - 639
  • [42] CMOS Current-Mode Implementation of Fractional-Power Functions
    Lin, Kuo-Jen
    Cheng, Chih-Jen
    Chiu, Shun-Feng
    Su, Hsin-Cheng
    [J]. CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2012, 31 (01) : 61 - 75
  • [43] Automated implementation of digital circuits in current-mode FPGA chips
    Maslennikow, O
    Soltan, P
    [J]. EXPERIENCE OF DESIGNING AND APPLICATION OF CAD SYSTEMS IN MICROELECTRONICS, 2003, : 223 - 225
  • [44] Design and Implementation of Ultralow Current-Mode Amplifier for Biosensor Applications
    Zhang, Lei
    Yu, Zhiping
    He, Xiangqing
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2009, 56 (07) : 540 - 544
  • [45] NEURAL-NETWORK
    UEMURA, K
    [J]. JOURNAL OF THE JAPANESE SOCIETY FOR FOOD SCIENCE AND TECHNOLOGY-NIPPON SHOKUHIN KAGAKU KOGAKU KAISHI, 1995, 42 (07): : 541 - 541
  • [46] CMOS Current-Mode Implementation of Fractional-Power Functions
    Kuo-Jen Lin
    Chih-Jen Cheng
    Shun-Feng Chiu
    Hsin-Cheng Su
    [J]. Circuits, Systems, and Signal Processing, 2012, 31 : 61 - 75
  • [47] An analog current-mode 2-D DCT implementation
    Pänkäälä, M
    Poikonen, J
    Vesalainen, L
    Paasio, A
    [J]. 22ND NORCHIP CONFERENCE, PROCEEDINGS, 2004, : 245 - 248
  • [48] Versatile insensitive current-mode universal biquad implementation using current conveyors
    Wang, HY
    Lee, CT
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2001, 48 (04): : 409 - 413
  • [49] Current-mode programmable piecewise-linear neural synapses
    Balsi, M
    Giuliani, G
    [J]. INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2003, 31 (03) : 265 - 275
  • [50] A digitally programmable current mode analog shunting inhibition cellular neural network
    Bermak, A
    Boussaid, F
    Bouzerdoum, A
    [J]. ICECS 2000: 7TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS & SYSTEMS, VOLS I AND II, 2000, : 962 - 965
12345