共 50 条
- [3] ANALOG CMOS CONTINUOUS-TIME TAPPED DELAY-LINE CIRCUIT [J]. ELECTRONICS LETTERS, 1995, 31 (21) : 1793 - 1794
- [5] Optimizing the Coupling Factor of a Tapped Delay Line for Analog Radar Target Simulation [J]. 2023 IEEE TOPICAL CONFERENCE ON WIRELESS SENSORS AND SENSOR NETWORKS, WISNET, 2023, : 46 - 48
- [7] A Preliminary Result on Development of Analog Broadband Tapped Delay Line for L-Band Applications [J]. 2016 INTERNATIONAL SEMINAR ON INTELLIGENT TECHNOLOGY AND ITS APPLICATIONS (ISITIA): RECENT TRENDS IN INTELLIGENT COMPUTATIONAL TECHNOLOGIES FOR SUSTAINABLE ENERGY, 2016, : 357 - 361
- [8] HIGH-SPEED ANALOG PROGRAMMABLE TAPPED DELAY-LINE UTILIZING SAW-CCD TECHNOLOGY [J]. IEEE TRANSACTIONS ON SONICS AND ULTRASONICS, 1977, 24 (02): : 141 - 141
- [9] SINGLE-TAPPED COIL DELAY LINE [J]. PROCEEDINGS OF THE INSTITUTE OF RADIO ENGINEERS, 1951, 39 (03): : 307 - 307
- [10] CASCADABLE TAPPED DELAY-LINE MODULE [J]. IEEE TRANSACTIONS ON SONICS AND ULTRASONICS, 1982, 29 (03): : 194 - 194